editor's blog
Subscribe Now

Netlogic Integrates Families

We looked at many-core processors recently, and one of the big issues with scaling up the processor count is memory access: if all of those cores need access to the same memory, then that bandwidth becomes the bottleneck. Which makes SMP with many cores very difficult without shared distributed memory structures.

Netlogic has just announced their XLP II family, following on the heels of their XLP processors that have been around for a while. XLP devices go up to 32 CPUs; XLP II goes up to 80 per device, clusterable to 640. And they explicitly claim SMP capability.

So I followed up with them to see how they manage to talk to memory fast enough to feed so many cores. And it bears saying that, assuming each core manages a different memory, it’s “only” 80 cores that have to vie for attention by a single memory manager. Their response was that they have plenty of headroom on their current 32-CPU devices, and the memory manager runs much faster on the new devices, so they believe that memory access will not get in the way.

As to running all 640 together, they have an inter-chip coherency interface to keep all processors and caches in sync. They have a tri-level caching system, although details aren’t available yet.

They are also claiming a “third-generation” inter-process messaging system to speed up the conversations that the CPUs will need to have with each other.

Above and beyond just the many-core aspects, they are also integrating a host of communication-related functions alongside, including their NETL7 knowledge-based processor, which we discussed recently.

Most technical details haven’t been made public, but there is more info on their press release.

Leave a Reply

featured blogs
Aug 9, 2022
We explain the medical device design process and how EDA tools help chip designers achieve better power, reliability, and security for all medical device types. The post The Top 3 Chip Design Considerations for Medical Devices appeared first on From Silicon To Software....
Aug 9, 2022
The ARMMS RF and Microwave Society is an independent professional society comprised of individuals with interest in the design and measurement of devices and products operating at RF and Microwave frequencies.'¯ The Society serves as a focal point for discussions on a wide r...
Jul 27, 2022
It's easy to envisage a not-so-distant future when sophisticated brain-computer interfaces become available for general-purpose infotainment use....

featured video

Learn How Xcelium Apps Help You Achieve Verification Closure Early for IP/SoC Designs

Sponsored by Cadence Design Systems

Cadence Xcelium Logic Simulator provides the best engine performance for SystemVerilog, VHDL, SystemC®, e, UVM, mixed-signal, low power, and X-propagation. It leverages a set of domain-specific apps, including mixed-signal, machine learning, functional safety, and more, that enable users to achieve verification closure early for IP and SoC designs. Learn how these domain-specific apps can help you achieve verification closure early for IP and SoC designs.

Click here to learn more

featured chalk talk

Machine-Learning Optimized Chip Design -- Cadence Design Systems

Sponsored by Cadence Design Systems

New applications and technology are driving demand for even more compute and functionality in the devices we use every day. System on chip (SoC) designs are quickly migrating to new process nodes, and rapidly growing in size and complexity. In this episode of Chalk Talk, Amelia Dalton chats with Rod Metcalfe about how machine learning combined with distributed computing offers new capabilities to automate and scale RTL to GDS chip implementation flows, enabling design teams to support more, and increasingly complex, SoC projects.

Click here for more information about Cerebrus Intelligent Chip Explorer