editor's blog
Subscribe Now

Netlogic Integrates Families

We looked at many-core processors recently, and one of the big issues with scaling up the processor count is memory access: if all of those cores need access to the same memory, then that bandwidth becomes the bottleneck. Which makes SMP with many cores very difficult without shared distributed memory structures.

Netlogic has just announced their XLP II family, following on the heels of their XLP processors that have been around for a while. XLP devices go up to 32 CPUs; XLP II goes up to 80 per device, clusterable to 640. And they explicitly claim SMP capability.

So I followed up with them to see how they manage to talk to memory fast enough to feed so many cores. And it bears saying that, assuming each core manages a different memory, it’s “only” 80 cores that have to vie for attention by a single memory manager. Their response was that they have plenty of headroom on their current 32-CPU devices, and the memory manager runs much faster on the new devices, so they believe that memory access will not get in the way.

As to running all 640 together, they have an inter-chip coherency interface to keep all processors and caches in sync. They have a tri-level caching system, although details aren’t available yet.

They are also claiming a “third-generation” inter-process messaging system to speed up the conversations that the CPUs will need to have with each other.

Above and beyond just the many-core aspects, they are also integrating a host of communication-related functions alongside, including their NETL7 knowledge-based processor, which we discussed recently.

Most technical details haven’t been made public, but there is more info on their press release.

Leave a Reply

featured blogs
May 24, 2024
Could these creepy crawly robo-critters be the first step on a slippery road to a robot uprising coupled with an insect uprising?...
May 23, 2024
We're investing in semiconductor workforce development programs in Latin America, including government and academic partnerships to foster engineering talent.The post Building the Semiconductor Workforce in Latin America appeared first on Chip Design....

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Advanced Gate Drive for Motor Control
Sponsored by Infineon
Passing EMC testing, reducing power dissipation, and mitigating supply chain issues are crucial design concerns to keep in mind when it comes to motor control applications. In this episode of Chalk Talk, Amelia Dalton and Rick Browarski from Infineon explore the role that MOSFETs play in motor control design, the value that adaptive MOSFET control can have for motor control designs, and how Infineon can help you jump start your next motor control design.
Feb 6, 2024
15,103 views