editor's blog
Subscribe Now

Main Event or Non-Event?

I had a nice talk with one of my favorite chip companies the other day. Two chip companies, in fact. Seems they’d developed some sort of new product and wanted to tell me about it. Okay. Sounds fun. Sign me up.

Except that the chip they described was already four years old.

Confused, I asked, “Uh, so what’s the news here? What are we announcing?”

“It’s our differentiating joint collaboration” was the answer. That set off all kinds of mental alarms. Warning: buzzword alert! Marketing hype incoming!

It seems that what the two companies had actually done was make Company A’s chip work better with Company B’s chip. Neither chip was new, and admittedly many engineers had used them together already. Nevertheless, both companies felt there was room for improvement.

On one hand, I felt like this was a non-event. Neither company had produced a new chip, or even much new software, so there was no “product” in the usual sense.

On the other hand, both sides had expended some real ergs in making the integration of the two chips go more smoothly, and that ought to be worth something. Even if we don’t know what problem(s) they were solving, they seem confident they’ve smoothed the path for us, and that deserves some credit.

What’s your view? Is this just marketing hand-waving or have these guys provided a real service?

Leave a Reply

featured blogs
Apr 16, 2024
The accelerated innovations in semiconductor design have raised customers' expectations of getting smaller, faster, high-quality SoCs at lower costs. However, as a result, the SoC designs are getting complex, resulting in intricate design simulations and explosive data g...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

High Voltage Stackable Dual Phase Constant On Time Controllers - Microchip and Mouser
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Chris Romano from Microchip and Amelia Dalton discuss the what, where, and how of Microchip’s high voltage stackable dual phase constant on time controllers. They investigate the stacking capabilities of the MIC2132 controller, how these controllers compare with other solutions on the market, and how you can take advantage of these solutions in your next design.
May 22, 2023
37,605 views