editor's blog
Subscribe Now

A new way to do metal

I noticed an interesting release courtesy of Leti, the French research consortium. It concerns a new way of depositing metal that looks so easy that it clearly must not be (or else everyone would have been doing it).

Copper has become the standard metal for logic processes. It uses a series of standard photolithographic steps to deposit, pattern, and etch the metal. The problem is that the cost of this process has been prohibitive for other smaller non-logic chips whose price can’t support such a process.

A French company, Replisaurus, has developed a completely different way of depositing metal, and it requires no photolithography at all. Instead, a template is formed for the metal pattern. The template consists of a mask-like wafer within which the metal pattern has been etched to form trenches.

When used, these trenches are filled with metal, so the patterning for the entire wafer is already in place. A seed layer is deposited on the silicon wafer, and then the template is placed on the wafer. The template and the wafer act as electrodes, and the metal in the template is “sucked” onto the wafer, depositing the entire pattern in one go.

A bit of etching gets rid of the unwanted portions of the seed layer, and you’re good to go.

This saves a lot of processing steps as well as avoiding the issues surrounding photolithography. But they also make one more claim that’s a bit surprising (and, so far, my request for clarification has gone unanswered): they say no CMP is needed. It’s hard to imagine the metal going down smoothly on a rough substrate – especially on top of other layers of metal. There must be something I’m missing there…

More info and pointers on Leti’s release

Leave a Reply

featured blogs
Mar 31, 2023
Learn how (and why) the semiconductor industry is moving towards chiplet-enabled multi-die systems in our research piece in MIT's Technology Review Insights. The post An Industry-Wide Look at the Move Toward Multi-Die Systems appeared first on New Horizons for Chip Design....
Mar 31, 2023
The Verisium Debug platform is optimized for scalability, supporting debugging of simulation runs and emulation, where support for loading large source files and handling huge amounts of probe data is a must. Join this free Cadence Training Webinar to learn how to automate yo...
Mar 30, 2023
Are you in desperate need of a program manager to instigate a new project or rescue an existing project that is spiraling out of control?...

featured video

First CXL 2.0 IP Interoperability Demo with Compliance Tests

Sponsored by Synopsys

In this video, Sr. R&D Engineer Rehan Iqbal, will guide you through Synopsys CXL IP passing compliance tests and demonstrating our seamless interoperability with Teladyne LeCroy Z516 Exerciser. This first-of-its-kind interoperability demo is a testament to Synopsys' commitment to delivering reliable IP solutions.

Learn more about Synopsys CXL here

featured chalk talk

Solar Cells Optimized for Indoor Applications
Sponsored by Mouser Electronics and TDK
Solar cell technology is more popular than ever before, but we have only begun to scratch the surface when it comes to new applications for photovoltaic cell technology. In this episode of Chalk Talk, Amelia Dalton chats with Chris Burket from TDK about the basics of photovoltaic cells, what sets TDK’s a-SI film solar cells away from other solar cell technology on the market today and the cool new applications that can take advantage of this powerful technology.
May 26, 2022
37,657 views