editor's blog
Subscribe Now

A new way to do metal

I noticed an interesting release courtesy of Leti, the French research consortium. It concerns a new way of depositing metal that looks so easy that it clearly must not be (or else everyone would have been doing it).

Copper has become the standard metal for logic processes. It uses a series of standard photolithographic steps to deposit, pattern, and etch the metal. The problem is that the cost of this process has been prohibitive for other smaller non-logic chips whose price can’t support such a process.

A French company, Replisaurus, has developed a completely different way of depositing metal, and it requires no photolithography at all. Instead, a template is formed for the metal pattern. The template consists of a mask-like wafer within which the metal pattern has been etched to form trenches.

When used, these trenches are filled with metal, so the patterning for the entire wafer is already in place. A seed layer is deposited on the silicon wafer, and then the template is placed on the wafer. The template and the wafer act as electrodes, and the metal in the template is “sucked” onto the wafer, depositing the entire pattern in one go.

A bit of etching gets rid of the unwanted portions of the seed layer, and you’re good to go.

This saves a lot of processing steps as well as avoiding the issues surrounding photolithography. But they also make one more claim that’s a bit surprising (and, so far, my request for clarification has gone unanswered): they say no CMP is needed. It’s hard to imagine the metal going down smoothly on a rough substrate – especially on top of other layers of metal. There must be something I’m missing there…

More info and pointers on Leti’s release

Leave a Reply

featured blogs
Jun 12, 2025
We truly do live in a world that would have been considered to be a far-flung science fiction future only a few short decades ago...

featured paper

Shift Left with Calibre Pattern Matching: Trust in design practices but verify early and frequently

Sponsored by Siemens Digital Industries Software

As integrated circuit (IC) designs become increasingly complex, early-stage verification is crucial to ensure productivity and quality in design processes. The "shift left" verification approach, enabled by Siemens’ Calibre nmPlatform, helps IC design teams to identify and resolve critical issues much earlier in the design cycle.

Click to read more

featured chalk talk

Amphenol Artificial Intelligence Solutions
Sponsored by Mouser Electronics and Amphenol
AI data centers require substantial power and the global demand for power for AI data centers will only increase in the coming years. In this Chalk Talk, Donald Harper and Mark Farrelly from Amphenol and Amelia Dalton discuss the biggest design trends in data servers and storage applications and why your choice of connector can make all the difference when it comes to power and performance for your next design.
May 22, 2025
20,623 views