editor's blog
Subscribe Now

Good discussion Bryon. Any good

Good discussion Bryon. Any good strategy is bigger than any one person or any one company. I believe EDA360 makes perfect sense. The day after it was published, I called John Bruggeman to thank him for spending more money educating the market than I could ever dream of spending. I got to know him a bit after that call, and found him to be a breath of fresh air in EDA. At Atrenta, we have used the SoC Realization part of EDA360 to describe what we do and why it matters. The label fits. It simply feels right and customer reactions have been quite positive. I hope others will keep the message alive – the concepts articulated there can help us all.

Leave a Reply

featured blogs
Jul 10, 2020
[From the last episode: We looked at the convolution that defines the CNNs that are so popular for machine vision applications.] This week we'€™re going to do some more math, although, in this case, it won'€™t be as obscure and bizarre as convolution '€“ and yet we will...
Jul 10, 2020
I need a problem that lends itself to being solved using a genetic algorithm; also, one whose evolving results can be displayed on my 12 x 12 ping pong ball array....
Jul 9, 2020
It happens all the time. We'€™re online with a designer and we'€™re looking at a connector in our picture search. He says '€œI need a connector that looks just like this one, but '€¦'€ and then he goes on to explain something he needs that'€™s unique to his desig...

featured video

Product Update: Highly Optimized DesignWare 112G/56G Ethernet PHY IP

Sponsored by Synopsys

Get the latest update on Synopsys’ PAM-4 DesignWare 112G/56G Ethernet PHY IP with optimized power, performance, and area, enabling true long reach connectivity in 400G/800G high-performance computing SoCs.

Click here to learn more about Synopsys’ PAM-4 DesignWare 112G/56G Ethernet PHY IP

Featured Chalk Talk

TensorFlow to RTL with High-Level Synthesis

Sponsored by Cadence Design Systems

Bridging the gap from the AI and data science world to the RTL and hardware design world can be challenging. High-level synthesis (HLS) can provide a mechanism to get from AI frameworks like TensorFlow into synthesizable RTL, enabling the development of high-performance inference architectures. In this episode of Chalk Talk, Amelia Dalton chats with Dave Apte of Cadence Design Systems about doing AI design with HLS.

More information