editor's blog
Subscribe Now

The Fruits of Acquisition

When companies acquire other companies, part of the buzz consists of speculation about what will happen. Did the acquiring company simply remove a competitor from the market? Will business continue as usual? Will the technology be repurposed?

Last year, Synopsys went on a buying spree, and a couple days ago they announced the results of the combined inputs of Virtio, VAST, and CoWare, not to mention their own efforts on top of that, in their new Virtualizer product.

This tool is intended both for creating virtual prototypes and then using them in a verification flow, connected to VCS, their HAPS systems, EVE’s ZeBu emulators, software development tools, and higher-level system modeling tools like Simulink and Saber.

Their emphasis in the combined technologies is on debug and analysis capabilities. The debug applies both to the creation phase and the use phase; analysis is particular useful in the use phase for tracking down not just bugs, but also performance issues.

They’ve also tried to hide the lower-level SystemC constructs during the creation phase: they see the users as familiar with SystemC, but wanting a higher-level view to help narrow down issues, after which they can delve into the detailed code.

During software debug, the tool allows hardware-aware analysis, like viewing power as the software executes and running different hardware scenarios.

They have a particular emphasis on automotive, wireless, and consumer systems, with ARM getting some extra focus, but not to the exclusion of other processor cores.

More info can be found in their release

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Jan 10, 2025
Most of us think we know something about quantum computing, right until someone else asks us to explain it to them'¦...

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
46,571 views