editor's blog
Subscribe Now

The Fruits of Acquisition

When companies acquire other companies, part of the buzz consists of speculation about what will happen. Did the acquiring company simply remove a competitor from the market? Will business continue as usual? Will the technology be repurposed?

Last year, Synopsys went on a buying spree, and a couple days ago they announced the results of the combined inputs of Virtio, VAST, and CoWare, not to mention their own efforts on top of that, in their new Virtualizer product.

This tool is intended both for creating virtual prototypes and then using them in a verification flow, connected to VCS, their HAPS systems, EVE’s ZeBu emulators, software development tools, and higher-level system modeling tools like Simulink and Saber.

Their emphasis in the combined technologies is on debug and analysis capabilities. The debug applies both to the creation phase and the use phase; analysis is particular useful in the use phase for tracking down not just bugs, but also performance issues.

They’ve also tried to hide the lower-level SystemC constructs during the creation phase: they see the users as familiar with SystemC, but wanting a higher-level view to help narrow down issues, after which they can delve into the detailed code.

During software debug, the tool allows hardware-aware analysis, like viewing power as the software executes and running different hardware scenarios.

They have a particular emphasis on automotive, wireless, and consumer systems, with ARM getting some extra focus, but not to the exclusion of other processor cores.

More info can be found in their release

Leave a Reply

featured blogs
Jan 17, 2022
Today's interview features Dajana Danilovic, an application engineer based near Munich, Germany. In this video, Dajana shares about her pathway to becoming an engineer, as well as the importance of... [[ Click on the title to access the full blog on the Cadence Community sit...
Jan 13, 2022
See what's behind the boom in AI applications and explore the advanced AI chip design tools and strategies enabling AI SoCs for HPC, healthcare, and more. The post The Ins and Outs of AI Chip Design appeared first on From Silicon To Software....
Jan 12, 2022
In addition to sporting a powerful processor and supporting Bluetooth wireless communications, Seeed's XIAO BLE Sense also boasts a microphone and a 6DOF IMU....

featured video

Synopsys & Samtec: Successful 112G PAM-4 System Interoperability

Sponsored by Synopsys

This Supercomputing Conference demo shows a seamless interoperability between Synopsys' DesignWare 112G Ethernet PHY IP and Samtec's NovaRay IO and cable assembly. The demo shows excellent performance, BER at 1e-08 and total insertion loss of 37dB. Synopsys and Samtec are enabling the industry with a complete 112G PAM-4 system, which is essential for high-performance computing.

Click here for more information about DesignWare Ethernet IP Solutions

featured paper

How to Fast-Charge Your Supercapacitor

Sponsored by Analog Devices

Supercapacitors (or ultracapacitors) are suited for short charge and discharge cycles. They require high currents for fast charge as well as a high voltage with a high number in series as shown in two usage cases: an automatic pallet shuttle and a fail-safe backup system. In these and many other cases, the fast charge is provided by a flexible, high-efficiency, high-voltage, and high-current charger based on a synchronous, step-down, supercapacitor charger controller.

Click to read more

featured chalk talk

10X Faster Analog Simulation with PrimeSim Continuum

Sponsored by Synopsys

IC design has come a very long way in a short amount of time. Today, our SoC designs frequently include integrated analog, 100+ Gigabit data rates and 3D stacked DRAM integrated into our SoCs on interposers. In order to keep our heads above water in all of this IC complexity, we need a unified circuit simulation workflow and a fast signoff SPICE and FastSPICE architecture. In this episode of Chalk Talk, Amelia Dalton chats with Hany Elhak from Synopsys about how the unified workflow of the PrimeSim Continuum from Synopsys can help you address systematic and scale complexity for your next IC design.

Click to read more about PrimeSim Continuum