editor's blog
Subscribe Now

Tracking the Envelope

For the last couple years, “envelope tracking” has caught on as a way to reduce power in phones, cellular base stations, and digital broadcast transmitters. The idea is that RF power amplifiers are most efficient when the signal amplitude runs near the drain voltage, operating in or near saturation or “compression.” When the signal isn’t running that high, then, with a constant power level on the amplifier, the remainder of that power is wasted as heat.

With envelope tracking (ET), the signal envelope is detected and fed to a power modulator that keeps the power amp’s voltage supply in the range of the signal it’s fed.

The OpenET Alliance exists to promote ET and facilitate an ET ecosystem. Towards that end, it just released a set of IP blocks for critical parts of the design. Of course, access to these blocks is touted as a benefit of membership (and, indeed, “… exceed[ing] the value of the first year’s membership fees…”).

More info in their release

Leave a Reply

featured blogs
Jan 26, 2023
By Slava Zhuchenya Software migration can be a dreaded endeavor, especially for electronic design automation (EDA) tools that design companies… ...
Jan 26, 2023
Are you experienced in using SVA? It's been around for a long time, and it's tempting to think there's nothing new to learn. Have you ever come across situations where SVA can't solve what appears to be a simple problem? What if you wanted to code an assertion that a signal r...
Jan 24, 2023
We explain embedded magnetoresistive random access memory (eMRAM) and its low-power SoC design applications as a non-volatile memory alternative to SRAM & Flash. The post Why Embedded MRAMs Are the Future for Advanced-Node SoCs appeared first on From Silicon To Software...
Jan 19, 2023
Are you having problems adjusting your watch strap or swapping out your watch battery? If so, I am the bearer of glad tidings....

featured video

Synopsys 224G & 112G Ethernet PHY IP OIF Interop at ECOC 2022

Sponsored by Synopsys

This Featured Video shows four demonstrations of the Synopsys 224G and 112G Ethernet PHY IP long and medium reach performance, interoperating with third-party channels and SerDes.

Learn More

featured chalk talk

Faster, More Predictable Path to Multi-Chiplet Design Closure

Sponsored by Cadence Design Systems

The challenges for 3D IC design are greater than standard chip design - but they are not insurmountable. In this episode of Chalk Talk, Amelia Dalton chats with Vinay Patwardhan from Cadence Design Systems about the variety of challenges faced by 3D IC designers today and how Cadence’s integrated, high-capacity Integrity 3D IC Platform, with its 3D design planning and implementation cockpit, flow manager and co-design capabilities will not only help you with your next 3D IC design.

Click here for more information about Integrity 3D-IC Platform from Cadence Design Systems