editor's blog
Subscribe Now

Tracking the Envelope

For the last couple years, “envelope tracking” has caught on as a way to reduce power in phones, cellular base stations, and digital broadcast transmitters. The idea is that RF power amplifiers are most efficient when the signal amplitude runs near the drain voltage, operating in or near saturation or “compression.” When the signal isn’t running that high, then, with a constant power level on the amplifier, the remainder of that power is wasted as heat.

With envelope tracking (ET), the signal envelope is detected and fed to a power modulator that keeps the power amp’s voltage supply in the range of the signal it’s fed.

The OpenET Alliance exists to promote ET and facilitate an ET ecosystem. Towards that end, it just released a set of IP blocks for critical parts of the design. Of course, access to these blocks is touted as a benefit of membership (and, indeed, “… exceed[ing] the value of the first year’s membership fees…”).

More info in their release

Leave a Reply

featured blogs
Jun 8, 2023
EdgeQ's vision is to create big connections with a small chip. They're looking to democratize 5G in an open paradigm, where their customers can access, customize, and deploy 5G purely through software. Their current mission is to accelerate cloud migration to the closest poin...
Jun 8, 2023
Learn how our EDA tools accelerate 5G SoC design for customer Viettel, who designs chips for 5G base stations and drives 5G rollout across Vietnam. The post Customer Spotlight: Viettel Accelerates Design of Its First 5G SoC with Synopsys ASIP Designer appeared first on New H...
Jun 2, 2023
I just heard something that really gave me pause for thought -- the fact that everyone experiences two forms of death (given a choice, I'd rather not experience even one)....

featured video

Automatically Generate, Budget and Optimize UPF with Synopsys Verdi UPF Architect

Sponsored by Synopsys

Learn to translate a high-level power intent from CSV to a consumable UPF across a typical ASIC design flow using Verdi UPF Architect. Power Architect can focus on the efficiency of the Power Intent instead of worrying about Syntax & UPF Semantics.

Learn more about Synopsys’ Energy-Efficient SoCs Solutions

featured paper

EC Solver Tech Brief

Sponsored by Cadence Design Systems

The Cadence® Celsius™ EC Solver supports electronics system designers in managing the most challenging thermal/electronic cooling problems quickly and accurately. By utilizing a powerful computational engine and meshing technology, designers can model and analyze the fluid flow and heat transfer of even the most complex electronic system and ensure the electronic cooling system is reliable.

Click to read more

featured chalk talk

Machine Learning at the Edge: Applications and Challenges
Machine learning at the TinyEdge is the way of the future but how we incorporate machine learning into our designs can take a variety of different forms. In this episode of Chalk Talk, Amelia chats with Dan Kozin from Silicon Labs about how you can add machine learning to your next design. They investigate what machine learning workflows look like, what machine learning tools you can utilize and the key challenges you will encounter as a machine learning developer.
Oct 20, 2022
28,532 views