editor's blog
Subscribe Now

Scenarios – Certain and Less So

Feeling somehow less worthy in the shadow of the passing of Bob Pease… (with no offense intended towards Docea…)

I spent a few minutes with Docea at DAC a couple weeks ago. You may recall their Aceplorer product dealing with both power and thermal analysis. Two things caught my eye, one of which is a new feature, the other something they’re working on.

The new feature is scenario generation. This is particularly applicable to multi-mode designs, where different modes are exercised as different scenarios. Marketing might refer to them as high-level use cases. Not only is this intended for what-if analysis and architecture optimization, but the results can also be fed to virtual platforms for downstream evaluation.

The thing they’re working on is 3D IC modeling (who isnt’?). This is actually something they announced last year in association with French research group CEA-Leti. I learned a bit more about what it is they’re paying particular attention to.

While they can see their way clear on power modeling for 3D ICs, they’re tinkering a bit more with the thermal side to see if their approach can work. They don’t use a full solver for thermal analysis; they use thermal RC network models, and extending that to stacked dice and all of the bits and bobs that may end up in the sandwich for thermal or redistribution purposes makes it something less than a chip shot.

More info on their latest announcement (plus now-expired discussion of their DAC demos) in their release

Leave a Reply

featured blogs
Mar 2, 2021
You probably have heard that Waymo has completely driverless (no safety driver) taxis serving Phoenix. 600 of them. But you can't go and buy one. Why is that? Paul Graham, the founder of the... [[ Click on the title to access the full blog on the Cadence Community site....
Mar 1, 2021
“Do you know how FAST you were going?!?” That question strikes fear in almost all teenage drivers. The resulting ticket dashes any hope of a fun weekend. Plus, what happens when the parents find out?? No!!! Meanwhile, embedded and optical engineers may wonder the ...
Feb 26, 2021
OMG! Three 32-bit processor cores each running at 300 MHz, each with its own floating-point unit (FPU), and each with more memory than you than throw a stick at!...
Feb 25, 2021
Learn how ASIL-certified EDA tools help automotive designers create safe, secure, and reliable Advanced Driver Assistance Systems (ADAS) for smart vehicles. The post Upping the Safety Game Plan for Automotive SoCs appeared first on From Silicon To Software....

featured video

Silicon-Proven Automotive-Grade DesignWare IP

Sponsored by Synopsys

Get the latest on Synopsys' automotive IP portfolio supporting ISO 26262 functional safety, reliability, and quality management standards, with an available architecture for SoC development and safety management.

Click here for more information

featured paper

How to Fast-Charge Your Supercapacitor

Sponsored by Maxim Integrated

Supercapacitors (or ultracapacitors) are suited for short charge and discharge cycles. They require high currents for fast charge as well as a high voltage with a high number in series as shown in two usage cases: an automatic pallet shuttle and a fail-safe backup system. In these and many other cases, the fast charge is provided by a flexible, high-efficiency, high-voltage, and high-current charger based on a synchronous, step-down, supercapacitor charger controller.

Click here to download the whitepaper

Featured Chalk Talk

Single Pair Ethernet

Sponsored by Mouser Electronics and Harting

Industry 4.0 brings serious demands on communication connections. Designers need to consider interoperability, processing, analytics, EMI reduction, field rates, communication protocols and much more. In this episode of Chalk Talk, Amelia Dalton chats with Piotr Polak and McKenzie Reed of Harting about using single-pair Ethernet for Industry 4.0.

Click here for more information about HARTING T1 Industrial Single Pair Ethernet (SPE) Products