editor's blog
Subscribe Now

Scenarios – Certain and Less So

Feeling somehow less worthy in the shadow of the passing of Bob Pease… (with no offense intended towards Docea…)

I spent a few minutes with Docea at DAC a couple weeks ago. You may recall their Aceplorer product dealing with both power and thermal analysis. Two things caught my eye, one of which is a new feature, the other something they’re working on.

The new feature is scenario generation. This is particularly applicable to multi-mode designs, where different modes are exercised as different scenarios. Marketing might refer to them as high-level use cases. Not only is this intended for what-if analysis and architecture optimization, but the results can also be fed to virtual platforms for downstream evaluation.

The thing they’re working on is 3D IC modeling (who isnt’?). This is actually something they announced last year in association with French research group CEA-Leti. I learned a bit more about what it is they’re paying particular attention to.

While they can see their way clear on power modeling for 3D ICs, they’re tinkering a bit more with the thermal side to see if their approach can work. They don’t use a full solver for thermal analysis; they use thermal RC network models, and extending that to stacked dice and all of the bits and bobs that may end up in the sandwich for thermal or redistribution purposes makes it something less than a chip shot.

More info on their latest announcement (plus now-expired discussion of their DAC demos) in their release

Leave a Reply

featured blogs
May 7, 2021
In one of our Knowledge Booster Blogs a few months ago we introduced you to some tips and tricks for the optimal use of Virtuoso ADE Product Suite with our analog IC design videos . W e hope you... [[ Click on the title to access the full blog on the Cadence Community site. ...
May 7, 2021
Enough of the letter “P” already. Message recieved. In any case, modeling and simulating next-gen 224 Gbps signal channels poses many challenges. Design engineers must optimize the entire signal path, not just a specific component. The signal path includes transce...
May 6, 2021
Learn how correct-by-construction coding enables a more productive chip design process, as new code review tools address bugs early in the design process. The post Find Bugs Earlier Via On-the-Fly Code Checking for Productive Chip Design and Verification appeared first on Fr...
May 4, 2021
What a difference a year can make! Oh, we're not referring to that virus that… The post Realize Live + U2U: Side by Side appeared first on Design with Calibre....

featured video

Introduction to EMI

Sponsored by Texas Instruments

Conducted versus radiated EMI. CISPR-25 and CISPR-32 standards. High-frequency or low-frequency emissions. Designing a system to reduce EMI can be overwhelming, but it doesn’t have to be. Watch this video to get an overview of EMI causes, standards, and mitigation techniques.

Click here for more information

featured paper

Designing TI mmWave radar made easier using our third-party ecosystem

Sponsored by Texas Instruments

If you are new to radar or interested in replacing your existing sensing technology with radar, there can be a significant learning curve to both designing your product and ramping to production. In order to lower this barrier, Texas Instruments created a third-party ecosystem of radar experts who can provide solutions no matter how much help you need.

Click to read more

featured chalk talk

IEC 62368-1 Overvoltage Requirements

Sponsored by Mouser Electronics and Littelfuse

Over-voltage protection is an often neglected and misunderstood part of system design. But often, otherwise well-engineered devices are brought down by over-voltage events. In this episode of Chalk Talk, Amelia Dalton chats with Todd Phillips of Littelfuse about the new IEC 623689-1 standard, what tests are included in the standard, and how the standard allows for greater safety and design flexibility.

Click here for more information about Littelfuse IEC 62368-1 Products