editor's blog
Subscribe Now

Custom Chip Planning

Digital designers have had semi-automated design flows for a long time; custom and analog designers, not so much.

Pulsic recently announced that they’re taking some of the custom EDA technology they’ve had for ten years, combining it with new technology, and integrating it into a flow as their Pulsic Planning Solution. I got a chance to talk to them about it at DAC.

Their solution consists of four components:

  • a hierarchical floorplanner, the Unity Chip Planner;
  • a power grid planner, the Unity Power Planner, which can handle multiple domains;
  • a tool for planning bus routing and layer, the Unity Bus Planner;
  • and a tool for any signal that’s not a bus, the Unity Signal Planner.

They tie into other tools via OpenAccess. They claim to address pretty much any part of the design flow except taking RTL and turning it into GDS-II. They can feed parasitics and signal integrity info into the planning tools to refine the results. The planning process is iterative; each refinement will feed either a better estimate or an actual value to update the overall plan.

They claim that this is the only planning solution specifically targeted for the custom digital or analog space: ASIC tools can sometimes fake it, but don’t do so well with some of the aspect ratios and other idiosyncrasies of custom design.

More info in their recent release

Leave a Reply

featured blogs
Feb 22, 2024
The new Cadence training website is online! This newly redesigned website provides an overview of our well-respected training methods and courses, plus offerings that might be new to you. Modern design and top-of-the-page navigation make it easy to find just what you need'”q...
Feb 15, 2024
This artist can paint not just with both hands, but also with both feet, and all at the same time!...

featured video

Tackling Challenges in 3DHI Microelectronics for Aerospace, Government, and Defense

Sponsored by Synopsys

Aerospace, Government, and Defense industry experts discuss the complexities of 3DHI for technological, manufacturing, & economic intricacies, as well as security, reliability, and safety challenges & solutions. Explore DARPA’s NGMM plan for the 3DHI R&D ecosystem.

Learn more about Synopsys Aerospace and Government Solutions

featured paper

Reduce 3D IC design complexity with early package assembly verification

Sponsored by Siemens Digital Industries Software

Uncover the unique challenges, along with the latest Calibre verification solutions, for 3D IC design in this new technical paper. As 2.5D and 3D ICs redefine the possibilities of semiconductor design, discover how Siemens is leading the way in verifying complex multi-dimensional systems, while shifting verification left to do so earlier in the design process.

Click here to read more

featured chalk talk

Datalogging in Automotive
Sponsored by Infineon
In this episode of Chalk Talk, Amelia Dalton and Harsha Medu from Infineon examine the value of data logging in automotive applications. They also explore the benefits of event data recorders and how these technologies will shape the future of automotive travel.
Jan 2, 2024
7,911 views