editor's blog
Subscribe Now

Custom Chip Planning

Digital designers have had semi-automated design flows for a long time; custom and analog designers, not so much.

Pulsic recently announced that they’re taking some of the custom EDA technology they’ve had for ten years, combining it with new technology, and integrating it into a flow as their Pulsic Planning Solution. I got a chance to talk to them about it at DAC.

Their solution consists of four components:

  • a hierarchical floorplanner, the Unity Chip Planner;
  • a power grid planner, the Unity Power Planner, which can handle multiple domains;
  • a tool for planning bus routing and layer, the Unity Bus Planner;
  • and a tool for any signal that’s not a bus, the Unity Signal Planner.

They tie into other tools via OpenAccess. They claim to address pretty much any part of the design flow except taking RTL and turning it into GDS-II. They can feed parasitics and signal integrity info into the planning tools to refine the results. The planning process is iterative; each refinement will feed either a better estimate or an actual value to update the overall plan.

They claim that this is the only planning solution specifically targeted for the custom digital or analog space: ASIC tools can sometimes fake it, but don’t do so well with some of the aspect ratios and other idiosyncrasies of custom design.

More info in their recent release

Leave a Reply

featured blogs
Nov 30, 2022
By Joe Davis Sponsored by France's ElectroniqueS magazine, the Electrons d'Or Award program identifies the most innovative products of the… ...
Nov 29, 2022
Smart manufacturing '“ the use of nascent technology within the industrial Internet of things (IIoT) to address traditional manufacturing challenges '“ is leading a supply chain revolution, resulting in smart, connected, and intelligent environments, capable of self-operati...
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

Maximizing Power Savings During Chip Implementation with Dynamic Refresh of Vectors

Sponsored by Synopsys

Drive power optimization with actual workloads and continually refresh vectors at each step of chip implementation for maximum power savings.

Learn more about Energy-Efficient SoC Solutions

featured paper

How SHP in plastic packaging addresses 3 key space application design challenges

Sponsored by Texas Instruments

TI’s SHP space-qualification level provides higher thermal efficiency, a smaller footprint and increased bandwidth compared to traditional ceramic packaging. The common package and pinout between the industrial- and space-grade versions enable you to get the newest technologies into your space hardware designs as soon as the commercial-grade device is sampling, because all prototyping work on the commercial product translates directly to a drop-in space-qualified SHP product.

Click to read more

featured chalk talk

Designing with GaN? Ask the Right Questions about Reliability

Sponsored by Mouser Electronics and Texas Instruments

As demands for high-performance and low-cost power conversion increases, gallium nitride offers several intriguing benefits for next generation power supply design. In this episode of Chalk Talk, Amelia Dalton and Sandeep Bahl from Texas Instruments investigate the what, why and how of gallium nitride power technology. They take a closer look at the component level and in-system reliability for TI’s gallium nitride power solutions and why GaN might just be the perfect solution for your next power supply design.

Click here for more information about Texas Instruments Gallium Nitride (GaN)