editor's blog
Subscribe Now

Custom Chip Planning

Digital designers have had semi-automated design flows for a long time; custom and analog designers, not so much.

Pulsic recently announced that they’re taking some of the custom EDA technology they’ve had for ten years, combining it with new technology, and integrating it into a flow as their Pulsic Planning Solution. I got a chance to talk to them about it at DAC.

Their solution consists of four components:

  • a hierarchical floorplanner, the Unity Chip Planner;
  • a power grid planner, the Unity Power Planner, which can handle multiple domains;
  • a tool for planning bus routing and layer, the Unity Bus Planner;
  • and a tool for any signal that’s not a bus, the Unity Signal Planner.

They tie into other tools via OpenAccess. They claim to address pretty much any part of the design flow except taking RTL and turning it into GDS-II. They can feed parasitics and signal integrity info into the planning tools to refine the results. The planning process is iterative; each refinement will feed either a better estimate or an actual value to update the overall plan.

They claim that this is the only planning solution specifically targeted for the custom digital or analog space: ASIC tools can sometimes fake it, but don’t do so well with some of the aspect ratios and other idiosyncrasies of custom design.

More info in their recent release

Leave a Reply

featured blogs
Mar 25, 2019
The 2018 AI Index Report , developed by scientists and researchers in the AI field was recently released. This report uses quantitative data, such as publication counts or mentions of AI, to assess... [[ Click on the title to access the full blog on the Cadence Community sit...
Mar 22, 2019
In the video above, it might not appear that much is taking place, but just like with transformers there is “more than meets the eye.” Alright, that was corny, and I am mildly ashamed, but Nanosecond Event Detection for shock and vibration is nothing to be ashamed...
Mar 21, 2019
A Race to the Finish: Announcing the Winners of the 2019 3D InCites Awards Mentor Embedded Linux launch targets enterprise-class gap Using AI Data For Security How to optimize your testbench-to-DUT connections VCSEL Technology Takes Off A Race to the Finish: Announcing the...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...