editor's blog
Subscribe Now

Custom Chip Planning

Digital designers have had semi-automated design flows for a long time; custom and analog designers, not so much.

Pulsic recently announced that they’re taking some of the custom EDA technology they’ve had for ten years, combining it with new technology, and integrating it into a flow as their Pulsic Planning Solution. I got a chance to talk to them about it at DAC.

Their solution consists of four components:

  • a hierarchical floorplanner, the Unity Chip Planner;
  • a power grid planner, the Unity Power Planner, which can handle multiple domains;
  • a tool for planning bus routing and layer, the Unity Bus Planner;
  • and a tool for any signal that’s not a bus, the Unity Signal Planner.

They tie into other tools via OpenAccess. They claim to address pretty much any part of the design flow except taking RTL and turning it into GDS-II. They can feed parasitics and signal integrity info into the planning tools to refine the results. The planning process is iterative; each refinement will feed either a better estimate or an actual value to update the overall plan.

They claim that this is the only planning solution specifically targeted for the custom digital or analog space: ASIC tools can sometimes fake it, but don’t do so well with some of the aspect ratios and other idiosyncrasies of custom design.

More info in their recent release

Leave a Reply

featured blogs
Sep 20, 2019
The optical communications world will be centered in Dublin next week for ECOC Exhibition 2019. This is one of “the” events in the fiber optics world. ECOC features over 6,000 attendees and 330 exhibitor from around the globe. The industry will focus on networking...
Sep 20, 2019
Earlier this year, on July 20, we celebrated the 50th anniversary of the first landing on the moon. I wrote about it'€”well, mostly about the Apollo Guidance Computer'€”that day in my post The First... [[ Click on the title to access the full blog on the Cadence Communit...