editor's blog
Subscribe Now

Chip Design Tweaker

Last-minute chip design changes are always unfortunate, whether right before cutting masks or, worse yet, after you get silicon back. Some major tool environments provide engineering change order (ECO) support, some don’t. But it’s always a less-than-perfect scenario: an ideal top-down flow would maintain the chain of refinement from the most abstract representation down to the final details. Making a change only at the low level breaks that.

But the practical fact is that, if you’ve spent weeks and months getting things just the way you want them – with the exception of those annoying issues you just found – you don’t want to risk undoing all that careful work by taking a trip back to the abstract level and repeating the flow.

So you grit your teeth and push a couple polygons or change some transistor characteristics at the lowest level and chalk it up to “you gotta do what you gotta do.”

A small company called Dorado is trying to help out with these last minute ECO tweaks with a slightly unfortunately-named tool called Tweaker. (I suppose it can stay up for days in a row, but hopefully it doesn’t suffer from unpredictability or a nasty crash after a few days…)

Tweaker is set up to automatically fix a number of issues automatically and more in a manually-guided manner. Its scope includes functional, timing, and power tweaks. Changes may be made at the RTL level, where they attempt to minimize the scope of any resultant changes, or at the physical level.

In my discussion with them at DAC, it seems that low-level physical tweaks can’t be automatically preserved in the face of, say, a synthesis change. For example, if you make a low-level change and then have to make a functional (RTL) tweak that affects the same cells, you’ll have to redo the low-level changes after the RTL tweak re-synthesizes. But a TCL script can be used, which should save time (assuming no name changes, etc.).

It can work pre-mask by trying to preserve the chip area or post-silicon by taking advantage of spare cells.

They’ve managed to convince TSMC of its value…

An important note, however: if you want to convince your boss to make this tool available for you, make sure to say, “I need Tweaker to make some quick design changes.” Not, “I need a tweaker to make some quick design changes.” Big difference.

14 thoughts on “Chip Design Tweaker”

  1. Pingback: read what he said
  2. Pingback: Togel Shenzen
  3. Pingback: DMPK
  4. Pingback: zdporn.com
  5. Pingback: pezevenk
  6. Pingback: kari satilir
  7. Pingback: hash
  8. Pingback: bandar judi
  9. Pingback: domino online
  10. Pingback: Cheap

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Audio Design for Augmented and Virtual Reality (AR/VR) Glasses
Open ear audio can be beneficial to a host of different applications including virtual reality headsets, smart glasses, and sports and fitness designs. In this episode of Chalk Talk, Amelia Dalton and Ryan Boyle from Analog Devices explore the what, where, and how of open ear audio. We also investigate the solutions that Analog Devices has for open ear audio applications and how you can design open ear audio into your next application. 
Jan 23, 2024
12,927 views