editor's blog
Subscribe Now

Chip Design Tweaker

Last-minute chip design changes are always unfortunate, whether right before cutting masks or, worse yet, after you get silicon back. Some major tool environments provide engineering change order (ECO) support, some don’t. But it’s always a less-than-perfect scenario: an ideal top-down flow would maintain the chain of refinement from the most abstract representation down to the final details. Making a change only at the low level breaks that.

But the practical fact is that, if you’ve spent weeks and months getting things just the way you want them – with the exception of those annoying issues you just found – you don’t want to risk undoing all that careful work by taking a trip back to the abstract level and repeating the flow.

So you grit your teeth and push a couple polygons or change some transistor characteristics at the lowest level and chalk it up to “you gotta do what you gotta do.”

A small company called Dorado is trying to help out with these last minute ECO tweaks with a slightly unfortunately-named tool called Tweaker. (I suppose it can stay up for days in a row, but hopefully it doesn’t suffer from unpredictability or a nasty crash after a few days…)

Tweaker is set up to automatically fix a number of issues automatically and more in a manually-guided manner. Its scope includes functional, timing, and power tweaks. Changes may be made at the RTL level, where they attempt to minimize the scope of any resultant changes, or at the physical level.

In my discussion with them at DAC, it seems that low-level physical tweaks can’t be automatically preserved in the face of, say, a synthesis change. For example, if you make a low-level change and then have to make a functional (RTL) tweak that affects the same cells, you’ll have to redo the low-level changes after the RTL tweak re-synthesizes. But a TCL script can be used, which should save time (assuming no name changes, etc.).

It can work pre-mask by trying to preserve the chip area or post-silicon by taking advantage of spare cells.

They’ve managed to convince TSMC of its value…

An important note, however: if you want to convince your boss to make this tool available for you, make sure to say, “I need Tweaker to make some quick design changes.” Not, “I need a tweaker to make some quick design changes.” Big difference.

14 thoughts on “Chip Design Tweaker”

  1. Pingback: read what he said
  2. Pingback: Togel Shenzen
  3. Pingback: DMPK
  4. Pingback: zdporn.com
  5. Pingback: pezevenk
  6. Pingback: kari satilir
  7. Pingback: hash
  8. Pingback: bandar judi
  9. Pingback: domino online
  10. Pingback: Cheap

Leave a Reply

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured webinar

Rapid Learning: Purpose-Built MCU Software Tools for Data-Driven Embedded IoT Systems

Sponsored by ITTIA

Are you developing an MCU application that captures data of all kinds (metrics, events, logs, traces, etc.)? Are you ready to reduce the difficulties and complications involved in developing an event- and data-centric embedded system? This webinar will quickly introduce you to excellent MCU-specific software options for developing your next-generation data-driven IoT systems. You will also learn how to recognize and overcome data management obstacles. Register today as seats are limited!

Register Now!

featured chalk talk

What are the Differences Between an Integrated ADC and a Standalone ADC?
Sponsored by Mouser Electronics and Microchip
Many designs today require some form of analog to digital conversion but how you implement an ADC into your design can make a big difference when it comes to accuracy and precision. In this episode of Chalk Talk, Iman Chalabi from Microchip and Amelia Dalton investigate the benefits of both integrated ADC solutions and standalone ADCs. They discuss the roles that internal switching noise, process technology, and design complexity play when choosing the right ADC solution for your next design.
Apr 17, 2023
27,343 views