editor's blog
Subscribe Now

New Tools for Managing IP

IP can be a pain in the butt. Any large company will presumably have tons of IP, some from inside, some from outside, being used in a variety of projects. Each piece of IP may be changed to do things differently or even to fix bugs. If two or more projects rely on the same IP, then those changes might benefit all the projects, or they might diverge. Regardless, it can be really, really hard to manage all of this across a large company.

IC Manage recently did a survey and found that 50% of respondents felt that IP management needed advancement within the next two years, ahead of embedded software tools (26%) and EDA design tools (42%), and behind only EDA verification tools (63%). The survey was done in April, so presumably they were working on their IP management solution before seeing the results. Nonetheless, it shows that there is a problem here.

Both IC Manage and Methodics announced IP management solutions at DAC last week. IC Manage’s solution is called IP Central, and it’s a repository for IP, whether or not associated with specific projects. This product isn’t specifically tied in with their design management (DM) product: in fact, each of the IP blocks tracked by IC Central can reside in any of a number of DM systems. But it helps track when changes are made to the IP, and whether those changes should be pushed back to the master version or branched into a new piece of derivative IP. It also tracks which IP (or version) has been tested by which tests. When used in a project, the designer or project manager can request a specific version of the IP or just the “latest tested version” or some other such characterization.

Methodics incorporated similar capabilities into their ProjectIC system. There is a heavy emphasis on metrics and tracking, with metadata for each piece of IP (although populating that information is the responsibility of the IP designer – there’s no automatic power or sizing estimation or anything like that). Much of the capability appears to be aimed at internally-generated IP, since designers can publish their IP into the system. Other designers can then subscribe to IP in the system – whether of internal or external origin. Managers can establish viewing and subscribing permissions to help ensure confidentiality and license term adherence if necessary. You can also build in business logic, like export or licensing restrictions.

More info is available on either IC Manage’s or Methodics’s press releases…

Leave a Reply

featured blogs
Jun 15, 2021
Samtec Flyover® Twinax Cable assemblies allow designers to extend signal reach and density, enabling 112 Gbps PAM4 performance. Samtec Flyover systems are commonly used in mid-board applications, with a cable assembly connector located next to the chip. The signal path ...
Jun 15, 2021
We share key automotive cybersecurity considerations for connected vehicle technology such as automotive WiFi & Bluetooth, along with NHTSA best practices. The post Closing the 'Door' on Remote Attackers by Securing Wireless Paths into Vehicles appeared first on From Si...
Jun 15, 2021
At the recent TSMC 2021 Online Technology Symposium, the keynote to open the show was delivered by Dr C. C. Wei, TSMC's CEO. In addition to C.C. himself, there were guest appearances by Lisa Su,... [[ Click on the title to access the full blog on the Cadence Community s...
Jun 14, 2021
By John Ferguson, Omar ElSewefy, Nermeen Hossam, Basma Serry We're all fascinated by light. Light… The post Shining a light on silicon photonics verification appeared first on Design with Calibre....

featured video

Reduce Analog and Mixed-Signal Design Risk with a Unified Design and Simulation Solution

Sponsored by Cadence Design Systems

Learn how you can reduce your cost and risk with the Virtuoso and Spectre unified analog and mixed-signal design and simulation solution, offering accuracy, capacity, and high performance.

Click here for more information about Spectre FX Simulator

featured paper

Create Your Own Custom Chip for Less than $10K

Sponsored by Efabless

Imagine what your team could create if you could develop a custom analog/mixed-signal chip for under $10K. Efabless provides a pre-designed carrier chip which includes a RISC-V processor and subsystem along with ten square millimeters of customizable area, bundled together on a wafer shuttle targeting SkyWater's 130nm process and supported by open-source or proprietary tools for just $9,750.

Click to learn more

Featured Chalk Talk

Single Pair Ethernet

Sponsored by Mouser Electronics and HARTING

Industry 4.0 brings serious demands on communication connections. Designers need to consider interoperability, processing, analytics, EMI reduction, field rates, communication protocols and much more. In this episode of Chalk Talk, Amelia Dalton chats with Piotr Polak and McKenzie Reed of Harting about using single-pair Ethernet for Industry 4.0.

Click here for more information about HARTING T1 Industrial Single Pair Ethernet (SPE) Products