editor's blog
Subscribe Now

New Tools for Managing IP

IP can be a pain in the butt. Any large company will presumably have tons of IP, some from inside, some from outside, being used in a variety of projects. Each piece of IP may be changed to do things differently or even to fix bugs. If two or more projects rely on the same IP, then those changes might benefit all the projects, or they might diverge. Regardless, it can be really, really hard to manage all of this across a large company.

IC Manage recently did a survey and found that 50% of respondents felt that IP management needed advancement within the next two years, ahead of embedded software tools (26%) and EDA design tools (42%), and behind only EDA verification tools (63%). The survey was done in April, so presumably they were working on their IP management solution before seeing the results. Nonetheless, it shows that there is a problem here.

Both IC Manage and Methodics announced IP management solutions at DAC last week. IC Manage’s solution is called IP Central, and it’s a repository for IP, whether or not associated with specific projects. This product isn’t specifically tied in with their design management (DM) product: in fact, each of the IP blocks tracked by IC Central can reside in any of a number of DM systems. But it helps track when changes are made to the IP, and whether those changes should be pushed back to the master version or branched into a new piece of derivative IP. It also tracks which IP (or version) has been tested by which tests. When used in a project, the designer or project manager can request a specific version of the IP or just the “latest tested version” or some other such characterization.

Methodics incorporated similar capabilities into their ProjectIC system. There is a heavy emphasis on metrics and tracking, with metadata for each piece of IP (although populating that information is the responsibility of the IP designer – there’s no automatic power or sizing estimation or anything like that). Much of the capability appears to be aimed at internally-generated IP, since designers can publish their IP into the system. Other designers can then subscribe to IP in the system – whether of internal or external origin. Managers can establish viewing and subscribing permissions to help ensure confidentiality and license term adherence if necessary. You can also build in business logic, like export or licensing restrictions.

More info is available on either IC Manage’s or Methodics’s press releases…

Leave a Reply

featured blogs
Nov 29, 2023
Cavitation poses a formidable challenge to modern boat design, especially for high-speed sailing vessels participating in events like America's Cup , Vendee Globe , and Route du Rhum . Hydrofoils, in particular, are susceptible to cavitation, which can cause surface dama...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

What are the Differences Between an Integrated ADC and a Standalone ADC?
Sponsored by Mouser Electronics and Microchip
Many designs today require some form of analog to digital conversion but how you implement an ADC into your design can make a big difference when it comes to accuracy and precision. In this episode of Chalk Talk, Iman Chalabi from Microchip and Amelia Dalton investigate the benefits of both integrated ADC solutions and standalone ADCs. They discuss the roles that internal switching noise, process technology, and design complexity play when choosing the right ADC solution for your next design.
Apr 17, 2023
26,954 views