editor's blog
Subscribe Now

New Tools for Managing IP

IP can be a pain in the butt. Any large company will presumably have tons of IP, some from inside, some from outside, being used in a variety of projects. Each piece of IP may be changed to do things differently or even to fix bugs. If two or more projects rely on the same IP, then those changes might benefit all the projects, or they might diverge. Regardless, it can be really, really hard to manage all of this across a large company.

IC Manage recently did a survey and found that 50% of respondents felt that IP management needed advancement within the next two years, ahead of embedded software tools (26%) and EDA design tools (42%), and behind only EDA verification tools (63%). The survey was done in April, so presumably they were working on their IP management solution before seeing the results. Nonetheless, it shows that there is a problem here.

Both IC Manage and Methodics announced IP management solutions at DAC last week. IC Manage’s solution is called IP Central, and it’s a repository for IP, whether or not associated with specific projects. This product isn’t specifically tied in with their design management (DM) product: in fact, each of the IP blocks tracked by IC Central can reside in any of a number of DM systems. But it helps track when changes are made to the IP, and whether those changes should be pushed back to the master version or branched into a new piece of derivative IP. It also tracks which IP (or version) has been tested by which tests. When used in a project, the designer or project manager can request a specific version of the IP or just the “latest tested version” or some other such characterization.

Methodics incorporated similar capabilities into their ProjectIC system. There is a heavy emphasis on metrics and tracking, with metadata for each piece of IP (although populating that information is the responsibility of the IP designer – there’s no automatic power or sizing estimation or anything like that). Much of the capability appears to be aimed at internally-generated IP, since designers can publish their IP into the system. Other designers can then subscribe to IP in the system – whether of internal or external origin. Managers can establish viewing and subscribing permissions to help ensure confidentiality and license term adherence if necessary. You can also build in business logic, like export or licensing restrictions.

More info is available on either IC Manage’s or Methodics’s press releases…

Leave a Reply

featured blogs
Apr 11, 2021
https://youtu.be/D29rGqkkf80 Made in "Hawaii" (camera Ziyue Zhang) Monday: Dynamic Duo 2: The Sequel Tuesday: Gall's Law and Big Ball of Mud Wednesday: Benedict Evans on Tech in 2021... [[ Click on the title to access the full blog on the Cadence Community sit...
Apr 8, 2021
We all know the widespread havoc that Covid-19 wreaked in 2020. While the electronics industry in general, and connectors in particular, took an initial hit, the industry rebounded in the second half of 2020 and is rolling into 2021. Travel came to an almost stand-still in 20...
Apr 7, 2021
We explore how EDA tools enable hyper-convergent IC designs, supporting the PPA and yield targets required by advanced 3DICs and SoCs used in AI and HPC. The post Why Hyper-Convergent Chip Designs Call for a New Approach to Circuit Simulation appeared first on From Silicon T...
Apr 5, 2021
Back in November 2019, just a few short months before we all began an enforced… The post Collaboration and innovation thrive on diversity appeared first on Design with Calibre....

featured video

Learn the basics of Hall Effect sensors

Sponsored by Texas Instruments

This video introduces Hall Effect, permanent magnets and various magnetic properties. It'll walk through the benefits of Hall Effect sensors, how Hall ICs compare to discrete Hall elements and the different types of Hall Effect sensors.

Click here for more information

featured paper

Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500

Sponsored by Texas Instruments

Functional safety standards such as IEC 61508 and ISO 26262 require semiconductor device manufacturers to address both systematic and random hardware failures. Base failure rates (BFR) quantify the intrinsic reliability of the semiconductor component while operating under normal environmental conditions. Download our white paper which focuses on two widely accepted techniques to estimate the BFR for semiconductor components; estimates per IEC Technical Report 62380 and SN 29500 respectively.

Click here to download the whitepaper

featured chalk talk

LED Lighting Solutions

Sponsored by Mouser Electronics and Amphenol ICC

LED lighting is revolutionizing lighting design. Engineers now need to consider a host of issues such as power consumption, spectrum, form factor, and reliability. In this episode of Chalk Talk, Amelia Dalton chats with Peter Swift from Amphenol ICC about the latest in LED lighting technology, and solutions for indoor and outdoor applications.

Click here for more about Amphenol Commercial Lighting Solutions ICC