editor's blog
Subscribe Now

New Tools for Managing IP

IP can be a pain in the butt. Any large company will presumably have tons of IP, some from inside, some from outside, being used in a variety of projects. Each piece of IP may be changed to do things differently or even to fix bugs. If two or more projects rely on the same IP, then those changes might benefit all the projects, or they might diverge. Regardless, it can be really, really hard to manage all of this across a large company.

IC Manage recently did a survey and found that 50% of respondents felt that IP management needed advancement within the next two years, ahead of embedded software tools (26%) and EDA design tools (42%), and behind only EDA verification tools (63%). The survey was done in April, so presumably they were working on their IP management solution before seeing the results. Nonetheless, it shows that there is a problem here.

Both IC Manage and Methodics announced IP management solutions at DAC last week. IC Manage’s solution is called IP Central, and it’s a repository for IP, whether or not associated with specific projects. This product isn’t specifically tied in with their design management (DM) product: in fact, each of the IP blocks tracked by IC Central can reside in any of a number of DM systems. But it helps track when changes are made to the IP, and whether those changes should be pushed back to the master version or branched into a new piece of derivative IP. It also tracks which IP (or version) has been tested by which tests. When used in a project, the designer or project manager can request a specific version of the IP or just the “latest tested version” or some other such characterization.

Methodics incorporated similar capabilities into their ProjectIC system. There is a heavy emphasis on metrics and tracking, with metadata for each piece of IP (although populating that information is the responsibility of the IP designer – there’s no automatic power or sizing estimation or anything like that). Much of the capability appears to be aimed at internally-generated IP, since designers can publish their IP into the system. Other designers can then subscribe to IP in the system – whether of internal or external origin. Managers can establish viewing and subscribing permissions to help ensure confidentiality and license term adherence if necessary. You can also build in business logic, like export or licensing restrictions.

More info is available on either IC Manage’s or Methodics’s press releases…

Leave a Reply

featured blogs
Jan 22, 2021
Amidst an ongoing worldwide pandemic, Samtec continues to connect with our communities. As a digital technology company, we understand the challenges and how uncertain times have been for everyone. In early 2020, Samtec Cares suspended its normal grant cycle and concentrated ...
Jan 22, 2021
I was recently introduced to the concept of a tray that quickly and easily attaches to your car'€™s steering wheel (not while you are driving, of course). What a good idea!...
Jan 22, 2021
This is my second post about this year's CES. The first was Consumer Electronics Show 2021: GM, Intel . AMD The second day of CES opened with Lisa Su, AMD's CEO, presenting. AMD announced new... [[ Click on the title to access the full blog on the Cadence Community...
Jan 20, 2021
Explore how EDA tools & proven IP accelerate the automotive design process and ensure compliance with Automotive Safety Integrity Levels & ISO requirements. The post How EDA Tools and IP Support Automotive Functional Safety Compliance appeared first on From Silicon...

featured paper

Overcoming Signal Integrity Challenges of 112G Connections on PCB

Sponsored by Cadence Design Systems

One big challenge with 112G SerDes is handling signal integrity (SI) issues. By the time the signal winds its way from the transmitter on one chip to packages, across traces on PCBs, through connectors or cables, and arrives at the receiver, the signal is very distorted, making it a challenge to recover the clock and data-bits of the information being transferred. Learn how to handle SI issues and ensure that data is faithfully transmitted with a very low bit error rate (BER).

Click here to download the whitepaper

Featured Chalk Talk

RF Interconnect for Wireless Applications

Sponsored by Mouser Electronics and Amphenol RF

The 5G revolution puts daunting demands on antenna technology. With massive MIMO and mm wave, 5g opens a whole new era in antenna solutions. In this episode of Chalk Talk, Amelia Dalton chats with Owen Barthelmes and Kelly Freeman of Amphenol RF about 5G antenna technology, and how Amphenol RF’s HD-EFI connector solution can help you with your next 5G design.

Click here for more info about Amphenol RF 5G Wireless Connectors