editor's blog
Subscribe Now

An Almost-Cloudy San Diego Day

Not long ago we looked at how EDA is shaping up in the cloud, including work that Synopsys has been doing to make VCS available for bursty relief usage. I was fortunate enough to attend a demo session to show how what has heretofore been an interesting theoretical discussion could be made concrete.

Synopsys spent a lot of effort on cloud computing at DAC this year, including a cloud partners booth. Various names, both obvious and some not so, were in the booth: Amazon, NetAp, Cisco, CloudPassage, Univa, Platform Computing, Xuropa, and EVE. Most of these guys provide a variety of services to bolster the Infrastructure as a service (IaaS), Platform as a service (PaaS), or Software as a service (SaaS) layers of any EDA offering. They appear to have very specific EDA (not just Synopsys) messaging.

In the demo session itself, we saw a bit more of Synopsys’s VCS specifics. As mentioned before, their setup involves a master node and multiple work nodes. Each cloud-computing instance (CCI) node consists of an 8-core Nehalem machine with 23 GB of memory for the 8 cores, along with a single VCS license. You can then requisition clusters consisting of multiples of 8 nodes, sizing up to hundreds of nodes (although they want advance notice on really large requests for now so they can set that up with Amazon; they don’t currently have them lying around because that costs money and there’s not that much demand yet).

They showed the scripts used to get things set up. The bring-up process lasts about a half an hour (they didn’t try to run that live), which might sound like a long time until you realize that, in that time, you’ve gone from nothing to, potentially, a multi-hundred-server compute farm.

I’d like to report on how they then went into the cloud and ran an example OpenSPARC simulation. That was the plan. But the unthinkable happened. And I totally felt for the guy running the demo. I mean, it’s the nightmare scenario for any of you (and me) who have done demos: you go to where the files are all ready to be uploaded and run… and… they’re gone. Completely gone. Like, the folder isn’t even there.

Turns out that a hard drive died on the Synopsys campus. The drive housing the project they were going to demonstrate. File it under “W” for “WT…” well, you know how that one ends. Yeah, crazy. So there wasn’t time to reconstruct it on another drive and start again. So we’ll have to report later when we see things actually happening in the cloud.

Leave a Reply

featured blogs
Jun 6, 2023
Learn about our PVT Monitor IP, a key component of our SLM chip monitoring solutions, which successfully taped out on TSMC's N5 and N3E processes. The post Synopsys Tapes Out SLM PVT Monitor IP on TSMC N5 and N3E Processes appeared first on New Horizons for Chip Design....
Jun 6, 2023
At this year's DesignCon, Meta held a session on '˜PowerTree-Based PDN Analysis, Correlation, and Signoff for MR/AR Systems.' Presented by Kundan Chand and Grace Yu from Meta, they talked about power integrity (PI) analysis using Sigrity Aurora and Power Integrity tools such...
Jun 2, 2023
I just heard something that really gave me pause for thought -- the fact that everyone experiences two forms of death (given a choice, I'd rather not experience even one)....

featured video

Automatically Generate, Budget and Optimize UPF with Synopsys Verdi UPF Architect

Sponsored by Synopsys

Learn to translate a high-level power intent from CSV to a consumable UPF across a typical ASIC design flow using Verdi UPF Architect. Power Architect can focus on the efficiency of the Power Intent instead of worrying about Syntax & UPF Semantics.

Learn more about Synopsys’ Energy-Efficient SoCs Solutions

featured paper

EC Solver Tech Brief

Sponsored by Cadence Design Systems

The Cadence® Celsius™ EC Solver supports electronics system designers in managing the most challenging thermal/electronic cooling problems quickly and accurately. By utilizing a powerful computational engine and meshing technology, designers can model and analyze the fluid flow and heat transfer of even the most complex electronic system and ensure the electronic cooling system is reliable.

Click to read more

featured chalk talk

Introduction to Bare Metal AVR Programming
Sponsored by Mouser Electronics and Microchip
Bare metal AVR programming is a great way to write code that is compact, efficient, and easy to maintain. In this episode of Chalk Talk, Ross Satchell from Microchip and I dig into the details of bare metal AVR programming. They take a closer look at the steps involved in this kind of programming, how bare metal compares with other embedded programming options and how you can get started using bare metal AVR programming in your next design.
Jan 25, 2023
17,741 views