editor's blog
Subscribe Now

Steve Trimberger becomes ACM Fellow

Tomorrow, Steve Trimberger is to be inducted as an ACM fellow – an honor given to the top one percent of ACM members for achievements in computer science and information technology.  

[Read the press release here]

This strikes me as a significant milestone – not just for Trimberger – who definitely deserves the honor, and  not just for Xilinx – where Steve has done the majority of his work, but for the whole FPGA industry.  It’s unusual for a non-academic to receive this honor.  It’s also unusual for someone in an area as apparently tangential to computer science as FPGAs to be recognized.  Trimberger’s induction proves that FPGAs – to which Steve has made a significant contribution – are now seen as key technology in the computing space.  

Holding over 175 patents with dozens more pending, Trimberger is a fellow at Xilinx Research Labs where he has made significant contributions to FPGA technology, including architecture and tools for the XC4000 devices.  Many of his contributions are in the area of design tools for FPGA design where he was an early pioneer.  

As an interesting side note, one series of Trimberer’s patents – dated 1998 and 1999 – are for “Time Multiplexed Programmable Logic”.  Sound familiar?  Yep, this is basically the same thing that Tabula now calls “3D FPGAs” – for which they hold several of their own patents.  Is Trimberger also secretly the father of Tabula’s technology?  I don’t think there is an intellectual property equivalent of a Schwarzenegger or Edwards scandal hiding here, nor do I expect there to be any landmark litigation – unless, perhaps, Tabula hits a major market home run somewhere.  Tabula’s patents reference Trimberger’s, so it seems that their patent attorneys and technologists, at least, thought there was some fairly solid ground to stand on.

We chatted with Steve about the induction a couple weeks ago at Xilinx.  Steve was warm, funny, and humble.  As he walked through the astonishing highlights of his long career as an inventor, it is clear that Steve has that magic curiosity and problem-solving drive that all engineers should aspire to embody.  As he talked about the future, it was also clear that he is far from finished making major contributions to computing technology and to the planet.

What does one of the fathers of programmable logic technology do for an encore?  Steve hasn’t confined his creative genius to the landscape of LUTs.  Check out US Patent application number 20110005422 “Method and Apparatus for Cooling a Planet”.  Uh, Steve?  Please don’t test that one out in your backyard.  One thing I’m sure of – just by his presence, Steve has already made the planet a much cooler place.

Leave a Reply

featured blogs
Jan 25, 2021
A mechanical look at connector skew in your systems.  Electrical and Mechanical requirements collide when looking at interconnects in your electrical system. What can you do about it, how do you plan for it, and how do you pick the most rugged solution that still carries...
Jan 25, 2021
There is a whole portfolio of official "best of CES" awards, 14 of them this year. Of course, every publication lists its own best-of list, but the official CES awards are judged by... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Jan 22, 2021
I was recently introduced to the concept of a tray that quickly and easily attaches to your car'€™s steering wheel (not while you are driving, of course). What a good idea!...
Jan 20, 2021
Explore how EDA tools & proven IP accelerate the automotive design process and ensure compliance with Automotive Safety Integrity Levels & ISO requirements. The post How EDA Tools and IP Support Automotive Functional Safety Compliance appeared first on From Silicon...

featured paper

Speeding Up Large-Scale EM Simulation of ICs Without Compromising Accuracy

Sponsored by Cadence Design Systems

With growing on-chip RF content, electromagnetic (EM) simulation of passives is critical — from selecting the right RF design candidates to detecting parasitic coupling. Being on-chip, accurate EM analysis requires a tie in to the process technology with process design kits (PDKs) and foundry-certified EM simulation technology. Anything short of that could compromise the RFIC’s functionality. Learn how to get the highest-in-class accuracy and 10X faster analysis.

Click here to download the whitepaper

Featured Chalk Talk

Introducing Google Coral

Sponsored by Mouser Electronics and Google

AI inference at the edge is exploding right now. Numerous designs that can’t use cloud processing for AI tasks need high-performance, low-power AI acceleration right in their embedded designs. Wouldn’t it be cool if those designs could have their own little Google TPU? In this episode of Chalk Talk, Amelia Dalton chats with James McKurkin of Google about the Google Coral edge TPU.

More information about Coral System on Module