editor's blog
Subscribe Now

Steve Trimberger becomes ACM Fellow

Tomorrow, Steve Trimberger is to be inducted as an ACM fellow – an honor given to the top one percent of ACM members for achievements in computer science and information technology.  

[Read the press release here]

This strikes me as a significant milestone – not just for Trimberger – who definitely deserves the honor, and  not just for Xilinx – where Steve has done the majority of his work, but for the whole FPGA industry.  It’s unusual for a non-academic to receive this honor.  It’s also unusual for someone in an area as apparently tangential to computer science as FPGAs to be recognized.  Trimberger’s induction proves that FPGAs – to which Steve has made a significant contribution – are now seen as key technology in the computing space.  

Holding over 175 patents with dozens more pending, Trimberger is a fellow at Xilinx Research Labs where he has made significant contributions to FPGA technology, including architecture and tools for the XC4000 devices.  Many of his contributions are in the area of design tools for FPGA design where he was an early pioneer.  

As an interesting side note, one series of Trimberer’s patents – dated 1998 and 1999 – are for “Time Multiplexed Programmable Logic”.  Sound familiar?  Yep, this is basically the same thing that Tabula now calls “3D FPGAs” – for which they hold several of their own patents.  Is Trimberger also secretly the father of Tabula’s technology?  I don’t think there is an intellectual property equivalent of a Schwarzenegger or Edwards scandal hiding here, nor do I expect there to be any landmark litigation – unless, perhaps, Tabula hits a major market home run somewhere.  Tabula’s patents reference Trimberger’s, so it seems that their patent attorneys and technologists, at least, thought there was some fairly solid ground to stand on.

We chatted with Steve about the induction a couple weeks ago at Xilinx.  Steve was warm, funny, and humble.  As he walked through the astonishing highlights of his long career as an inventor, it is clear that Steve has that magic curiosity and problem-solving drive that all engineers should aspire to embody.  As he talked about the future, it was also clear that he is far from finished making major contributions to computing technology and to the planet.

What does one of the fathers of programmable logic technology do for an encore?  Steve hasn’t confined his creative genius to the landscape of LUTs.  Check out US Patent application number 20110005422 “Method and Apparatus for Cooling a Planet”.  Uh, Steve?  Please don’t test that one out in your backyard.  One thing I’m sure of – just by his presence, Steve has already made the planet a much cooler place.

Leave a Reply

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Peltier Modules
Do you need precise temperature control? Does your application need to be cooled below ambient temperature? If you answered yes to either of these questions, a peltier module may be the best solution for you. In this episode of Chalk Talk, Amelia Dalton chats with Rex Hallock from CUI Devices about the limitations and unique benefits of peltier modules, how CUI Devices’ arcTEC™ structure can make a big difference when it comes to thermal stress and fatigue of peltier modules, and how you can get started using a peltier module in your next design.
Jan 3, 2023
39,174 views