editor's blog
Subscribe Now

Home-Brewed Emulators

When you need to verify test suites that drag on for millions (or billions) of clock cycles, it really helps to run them on some hardware – assuming you need clock accuracy. Otherwise, well, “legacy code” acquires a new meaning: the project you started and passed to your progeny because simulation couldn’t finish in your lifetime.

There are various emulation systems out there, but if you’ve done a lot of work on your own prototype, then redoing the design on an emulator might seem like redundant work.

In the meantime, Aldec has an HES system that conveniently splits into two: a board and the DVM (Design Verification Manager) software. The unique thing is that the DVM environment can be ported to different boards by Aldec. So they can adapt it to your prototype board.

But real verification acceleration requires the SCE-MI 2.0 standard. This allows much more time-efficient transactions to jump back and forth from the host/software side to the board rather than requiring signal-level information to be laboriously transferred. Serious modern emulators support the SCE-MI standard as a matter of course.

So Aldec just announced that version 2011.04, among other things, supports the SCE-MI 2.0 standard, with speeds up to 4 MHz on 10-million-gate designs. This means that you have the possibility of using your prototype board for emulation as an alternative to buying separate emulator hardware. While the DVM software will need to be compared for such things as debug features, price, etc. with other emulation options – and you would need to work with Aldec to have the port done – it’s an option that, as far as I know, isn’t available anywhere else.

More details in their press release

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Accessing AWS IoT Services Securely over LTE-M
Developing a connected IoT design from scratch can be a complicated endeavor. In this episode of Chalk Talk, Amelia Dalton, Harald Kröll from u-blox, Lucio Di Jasio from AWS, and Rob Reynolds from SparkFun Electronics examine the details of the AWS IoT ExpressLink SARA-R5 starter kit. They explore the common IoT development design challenges that AWS IoT ExpressLink SARA-R5 starter kit is looking to solve and how you can get started using this kit in your next connected IoT design.
Oct 26, 2023
23,237 views