editor's blog
Subscribe Now

Layering On

A long time ago we took a look at MRAM technology, and Crocus was one of the companies in play. Well, it’s been quiet since then. Lots of exotic memory ideas come in with a bang and quietly exit stage left at some point. Was MRAM going to be one of them?

Well, apparently not. At least not until Crocus finds a way to burn through a new $300M round of funding. For those of you struggling to get a measly $5M eleemosynary handout for a software venture, you’ve got to be shaking your head.

Of course, you know that that kind of money must involve capital, most likely a factory. And, in fact, the idea is to set up a back-end fab in Russia to add layers to standard CMOS wafers: those added layers will implement the magnetics (much the way a CMOS-last MEMS process builds on a pre-processed CMOS wafer). According to Crocus’s Barry Hoberman, there are three extra layers needed for the magnetics, plus one more metal/via layer.

The 90-/65-nm line should let them get up to 1G memories, perhaps beyond.

More funding details in their release

Leave a Reply

featured blogs
Nov 30, 2022
By Joe Davis Sponsored by France's ElectroniqueS magazine, the Electrons d'Or Award program identifies the most innovative products of the… ...
Nov 29, 2022
Smart manufacturing '“ the use of nascent technology within the industrial Internet of things (IIoT) to address traditional manufacturing challenges '“ is leading a supply chain revolution, resulting in smart, connected, and intelligent environments, capable of self-operati...
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

Maximizing Power Savings During Chip Implementation with Dynamic Refresh of Vectors

Sponsored by Synopsys

Drive power optimization with actual workloads and continually refresh vectors at each step of chip implementation for maximum power savings.

Learn more about Energy-Efficient SoC Solutions

featured paper

How SHP in plastic packaging addresses 3 key space application design challenges

Sponsored by Texas Instruments

TI’s SHP space-qualification level provides higher thermal efficiency, a smaller footprint and increased bandwidth compared to traditional ceramic packaging. The common package and pinout between the industrial- and space-grade versions enable you to get the newest technologies into your space hardware designs as soon as the commercial-grade device is sampling, because all prototyping work on the commercial product translates directly to a drop-in space-qualified SHP product.

Click to read more

featured chalk talk

Johnson RF Connectivity Solutions

Sponsored by Mouser Electronics and Cinch Connectivity

The growing need for remote patient monitoring and wireless connectivity has made RF in medicine applications more important than ever before. In this episode of Chalk Talk, Amelia Dalton chats with Ketan Thakkar from Cinch Connectivity Solutions about the growing trends in medicine today that are encouraging the use of RF, why higher frequency, smaller form factor, cable assembly expansion and adapter expansion are vital components in today’s medical applications and why Johnson medical solutions could be a great fit for your next medical design.

Click here for more information about Johnson / Cinch Connectivity Solutions SMA Connectors