editor's blog
Subscribe Now

Software Validation News

LDRA and PRQA both had news at ESC last week. As a reminder, LDRA focuses on the traceability and certification of software, especially software targeted for safety-critical and secure applications. PRQA, on the other hand, prides itself in its deep, detailed code analysis, looking for potential bugs or other problems.

LDRA announced the ability to provide traceability from requirements all the way to object code. It’s that last mile to object code that’s new. The idea is to be able to document that all of the executable code can be traced to a requirement; that is, there’s no bonus flight simulator buried in your medical app for the nurses to play with. It’s also nice to go the other direction: show that every requirement has been met.

They also announced implementation of the Homeland Security secure programming guidelines.

Meanwhile, PRQA announced data flow analysis using a satisfiability modulo theorem solver (“sat solver”) from SRI that apparently won an annual sat solver competition two years ago (apparently, in declaring victory, they sat out last year’s bout). While the use of sat solvers in software analysis is by no means new, PRQA claims that it’s never been used for the kind of deep analysis they do. Others tend to try to abstract elements of the program so the entire program can be analyzed as a whole; such analysis would miss much of the detail PRQA finds. Conversely, PRQA, in rooting out the low-level details, might miss some higher-level issues; that’s not their focus.

More details in their object code traceability, HLS certification, and dataflow analysis releases…

Leave a Reply

featured blogs
Oct 14, 2019
Simon Segars opened Arm TechCon with a new look, having discovered that real men have beards. This is the 15th Arm TechCon. In this post I'm going to focus on the new things that Arm announced... [[ Click on the title to access the full blog on the Cadence Community sit...
Oct 13, 2019
In part 3 of this blog series we looked at what typically is the longest stage in designing a PCB Routing and net tuning.  In part 4 we will finish the design process by looking at planes, and some miscellaneous items that may be required in some designs. Planes Figure 8...
Oct 11, 2019
The FPGA (or ACAP) universe gathered at the San Jose Fairmount last week during the Xilinx Developer Forum. Engineers, data scientists, analysts, distributors, alliance partners and more came to learn about the latest hardware, software and system level solutions from Xilinx....
Oct 11, 2019
Have you ever stayed awake at night pondering palindromic digital clock posers?...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...