editor's blog
Subscribe Now

Xilinx’s Crossover

Xilinx announced their new Zynq family a while back, and now they’re working the positioning to further clarify why it’s different from past processor+FPGA combo chips. At Mentor’s U2U, Xilinx CTO Ivo Bolsens described Zynq as a “crossover” chip, sharing the characteristics of an FPGA, ASSP, and ASIC.

And here’s what he said makes the critical difference: coherency. An FPGA typically resides outside the processor’s known realm, and is responsible for managing its own memory – and for keeping the contents consistent with the main CPU memory if necessary.

In Zynq, by contrast, the FPGA gets access to the main memory. That means less data copying, since the processor can simply send a pointer to the FPGA for some accelerated function. The FPGA and the CPU are, more or less, peers – it’s multicore with shared memory, only with one of the cores being an FPGA. And the FPGA doesn’t need its own memory manager.

As subtle as that seems, it can make a big difference in how you conceptualize the interplay between CPU and FPGA. And, presumably, removes some glue logic and speeds performance.

Leave a Reply

featured blogs
Sep 20, 2019
Earlier this year, on July 20, we celebrated the 50th anniversary of the first landing on the moon. I wrote about it'€”well, mostly about the Apollo Guidance Computer'€”that day in my post The First... [[ Click on the title to access the full blog on the Cadence Communit...
Sep 19, 2019
The word '€œrevolution'€ is very common in today'€™s world.  Whether it'€™s a revolutionary new smartphone or a revolution in personal transport, it is a phrase that is used frequently.  How many of these things are truly groundbreaking, or how many are vic...