editor's blog
Subscribe Now

Xilinx’s Crossover

Xilinx announced their new Zynq family a while back, and now they’re working the positioning to further clarify why it’s different from past processor+FPGA combo chips. At Mentor’s U2U, Xilinx CTO Ivo Bolsens described Zynq as a “crossover” chip, sharing the characteristics of an FPGA, ASSP, and ASIC.

And here’s what he said makes the critical difference: coherency. An FPGA typically resides outside the processor’s known realm, and is responsible for managing its own memory – and for keeping the contents consistent with the main CPU memory if necessary.

In Zynq, by contrast, the FPGA gets access to the main memory. That means less data copying, since the processor can simply send a pointer to the FPGA for some accelerated function. The FPGA and the CPU are, more or less, peers – it’s multicore with shared memory, only with one of the cores being an FPGA. And the FPGA doesn’t need its own memory manager.

As subtle as that seems, it can make a big difference in how you conceptualize the interplay between CPU and FPGA. And, presumably, removes some glue logic and speeds performance.

Leave a Reply

featured blogs
Nov 15, 2019
As we seek to go faster and faster in our systems, heat grows as does the noise from the cooling fans. It is because of this heat and noise, many companies are investigating or switching to submersible cooling (liquid immersion cooling) options. Over the last few years, subme...
Nov 15, 2019
Electronic design is ever-changing to adapt with demand. The industry is currently shifting to incorporate more rigid-flex circuits as the preferred interconnect technology for items that would otherwise be off-board, or require a smaller form factor. Industries like IoT, wea...
Nov 15, 2019
"Ey up" is a cheery multi-purpose greeting that basically means "Hello" and "Hi there" and "How are you?" and "How's things?" all rolled into one....
Nov 15, 2019
[From the last episode: we looked at how intellectual property helps designers reuse circuits.] Last week we saw that, instead of creating a new CPU, most chip designers will buy a CPU design '€“ like a blueprint of the CPU '€“ and then use that in a chip that they'€™re...
Nov 15, 2019
Last week , I visited the Cadathlon@ICCAD event at the 2019 International Conference on Computer Aided Design . It was my first CADathlon and I was quite intrigued , since the organizers webpage... [[ Click on the title to access the full blog on the Cadence Community site. ...