editor's blog
Subscribe Now

New PCB Design Mix ‘n’ Match

Yesterday Cadence announced a major update to their Allegro PCB design suite. This is the full-featured set of tools targeted at enterprise (= deep pockets) customers. They found that their offering had outgrown the “good/better/best” grading that had been in place for a long time.

What they’ve done instead is to put in place a baseline tool, Allegro PCB Designer, into which various optional modules can be inserted. These modules provide various higher-value functions, and the licenses can be purchased in quantities different from those purchased for the base product. For example, if you do lots of high-speed interface design but only occasional RF design, you can buy more floating licenses for the former and less for the latter. When actually used, the designer would check out a license (assuming one was still available) and release it when no longer needed.

Modules exist for:

  • Team design
  • High-speed design (providing more constraints, automation, and verification options)
  • Miniaturization (HDI board technology, for example; I’ll have more on this at a later date)
  • Analog/RF
  • Design planning (feasibility checking of the “flow” plan, automation of a “topological” plan from the “flow” plan – more or less turning a general routing plan into specific routes, etc.)
  • Enhanced automatic routing

They also updated OrCAD, their PCB design tool for the “mainstream.” In particular, they re-bundled their free “demo” product as a (still free) “Lite” product. Whereas before the  demo product wouldn’t allow you to go to manufacturing, that’s been relaxed. So it consists of a “limited” version of the combined capabilities of their Standard and Professional versions plus some stand-alone PSpice tools. A very small design (up to 50 components) can be created and built using the free tool.

They’ve also added a signal integrity feature and brought the following features from Allegro into their OrCAD Professional version:

  • Diff pair support
  • Placement replication
  • Constraint regions

More detail in their press release

Leave a Reply

featured blogs
Jul 3, 2020
[From the last episode: We looked at CNNs for vision as well as other neural networks for other applications.] We'€™re going to take a quick detour into math today. For those of you that have done advanced math, this may be a review, or it might even seem to be talking down...
Jul 2, 2020
Using the bitwise operators in general -- and employing them to perform masking, bit testing, and bit setting/clearing operations in particular -- can be extremely efficacious....
Jul 2, 2020
In June, we continued to upgrade several key pieces of content across the website, including more interactive product explorers on several pages and a homepage refresh. We also made a significant update to our product pages which allows logged-in users to see customer-specifi...

Featured Video

Product Update: New DesignWare® IOs

Sponsored by Synopsys

Join Faisal Goriawalla for an update on Synopsys’ DesignWare GPIO and Specialty IO IP, including LVDS, I2C and I3C. The IO portfolio is silicon-proven across a range of foundries and process nodes, and is ready for your next SoC design.

Click here for more information about DesignWare Embedded Memories, Logic Libraries and Test Videos

Featured Paper

Cryptography: Fundamentals on the Modern Approach

Sponsored by Maxim Integrated

Learn about the fundamental concepts behind modern cryptography, including how symmetric and asymmetric keys work to achieve confidentiality, identification and authentication, integrity, and non-repudiation.

Click here to download the whitepaper

Featured Chalk Talk

TensorFlow to RTL with High-Level Synthesis

Sponsored by Cadence Design Systems

Bridging the gap from the AI and data science world to the RTL and hardware design world can be challenging. High-level synthesis (HLS) can provide a mechanism to get from AI frameworks like TensorFlow into synthesizable RTL, enabling the development of high-performance inference architectures. In this episode of Chalk Talk, Amelia Dalton chats with Dave Apte of Cadence Design Systems about doing AI design with HLS.

More information