editor's blog
Subscribe Now

New PCB Design Mix ‘n’ Match

Yesterday Cadence announced a major update to their Allegro PCB design suite. This is the full-featured set of tools targeted at enterprise (= deep pockets) customers. They found that their offering had outgrown the “good/better/best” grading that had been in place for a long time.

What they’ve done instead is to put in place a baseline tool, Allegro PCB Designer, into which various optional modules can be inserted. These modules provide various higher-value functions, and the licenses can be purchased in quantities different from those purchased for the base product. For example, if you do lots of high-speed interface design but only occasional RF design, you can buy more floating licenses for the former and less for the latter. When actually used, the designer would check out a license (assuming one was still available) and release it when no longer needed.

Modules exist for:

  • Team design
  • High-speed design (providing more constraints, automation, and verification options)
  • Miniaturization (HDI board technology, for example; I’ll have more on this at a later date)
  • Analog/RF
  • Design planning (feasibility checking of the “flow” plan, automation of a “topological” plan from the “flow” plan – more or less turning a general routing plan into specific routes, etc.)
  • Enhanced automatic routing

They also updated OrCAD, their PCB design tool for the “mainstream.” In particular, they re-bundled their free “demo” product as a (still free) “Lite” product. Whereas before the  demo product wouldn’t allow you to go to manufacturing, that’s been relaxed. So it consists of a “limited” version of the combined capabilities of their Standard and Professional versions plus some stand-alone PSpice tools. A very small design (up to 50 components) can be created and built using the free tool.

They’ve also added a signal integrity feature and brought the following features from Allegro into their OrCAD Professional version:

  • Diff pair support
  • Placement replication
  • Constraint regions

If you need PCB tools, contact us today for your pcb shipping.

More detail in their press release

Leave a Reply

featured blogs
Dec 2, 2022
A picture tells more than a thousand words, so here are some pictures of CadenceLIVE Europe 2023 Academic and Entrepreneur Tracks to tell a story. After two years of absence, finally the Academic Dinner could take place with professors from Lead Institutions and Program Chair...
Nov 30, 2022
By Chris Clark, Senior Manager, Synopsys Automotive Group The post How Software-Defined Vehicles Expand the Automotive Revenue Stream appeared first on From Silicon To Software....
Nov 30, 2022
By Joe Davis Sponsored by France's ElectroniqueS magazine, the Electrons d'Or Award program identifies the most innovative products of the… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

Unique AMS Emulation Technology

Sponsored by Synopsys

Learn about Synopsys' collaboration with DARPA and other partners to develop a one-of-a-kind, high-performance AMS silicon verification capability. Please watch the video interview or read it online.

Read the interview online:

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

56 Gbps PAM4 Performance in FPGA Applications

Sponsored by Mouser Electronics and Samtec

If you are working on an FPGA design, the choice of a connector solution can be a crucial element in your system design. Your FPGA connector solution needs to support the highest of speeds, small form factors, and emerging architectures. In this episode of Chalk Talk, Amelia Dalton joins Matthew Burns to chat about you can get 56 Gbps PAM4 performance in your next FPGA application. We take a closer look at Samtec’s AcceleRate® HD High-Density Arrays, the details of Samtec’s Flyover Technology, and why Samtec’s complete portfolio of high-performance interconnects are a perfect fit for 56 Gbps PAM4 FPGA Applications.

Click here for more information about Samtec AcceleRate® Slim Body Direct Attach Cable Assembly