editor's blog
Subscribe Now

FLASH Gets Even Smaller

It feels, at first blush, like the conventional wisdom about floating gate cells not having a future at tiny dimensions may have to go the way lots of conventional wisdom goes. On the heels of Kilopass’s 40-nm MTP announcement, Micron and Intel announced NAND FLASH at as low as 20 nm.

So much for not scalable below 90 nm.

The issue here is too much tunneling when the oxides get too thin. It wasn’t supposed to work with oxides this thin. So… was that wrong?

Well, yes and no. According to Micron, “as oxides have gotten thinner, we have had to come up with more complex oxide and dielectric materials.” And they’re not saying more than that. Presumably that means that it’s not trivial and therefore it’s secret. Or maybe it is trivial; even more reason to keep it secret.

Of course, if electrons were tunneling without permission, the result would be decreased data retention. Such leakage gets worse with repeated programming assaults, so the net net of that is that data retention on these memories stays as it always has, but the endurance goes down.

But Micron says they’re playing with one more variable: density. They’re talking about “data retention per byte” as a metric, which is increasing because density is going up faster than endurance is coming down. It sounds from this like they can use the extra density as redundancy to swap out as cells wear out.

So does this mean that those saying you can’t go below 90 nm are being less than honest? Does that mean the conventional wisdom is wrong? Actually, no; there’s one more distinction: as suggested above, it takes special processing to do this. So you can’t simply make this kind of memory cell using a standard logic process. That’s where things break down. So Kilopass is selling IP for integration on chips with other logic (so-called Logic NVM); Micron and Intel aren’t.

More info in their press release

Leave a Reply

featured blogs
Mar 21, 2023
We explain computational lithography and explore how our partnership with NVIDIA accelerates semiconductor scaling and the chip design flow in the AI age. The post How Synopsys and NVIDIA Are Accelerating Semiconductor Scaling in the AI Age appeared first on New Horizons for...
Mar 20, 2023
Electronic design has evolved over the years to provide methods for optimizing power, space, and energy needs for the most demanding market applications in areas including hyperscale computing, consumer, 5G communications, automotive, mobile, aerospace, industrial, and health...
Mar 10, 2023
A proven guide to enable project managers to successfully take over ongoing projects and get the work done!...

featured video

Level Up Your Knowledge!

Sponsored by Mouser Electronics

Feeling behind in the game? Mouser's newsletter and technical resource subscriptions will ensure that your skills are next level! Set your preferences and customize your subscription to power up your knowledge today!

Click here for more information

featured chalk talk

Flexible Development with the PSoC 62S2 Evaluation Kit
Sponsored by Mouser Electronics and Infineon
In order to get a successful IoT design launched today, we need a robust toolbox of cloud connectivity solutions, sensor interfaces, radio modules, and more. In this episode of Chalk Talk, Amelia Dalton and Paul Wiegele from Infineon investigate the PSoC™ 62S2 Evaluation Kit from Infineon. They take a closer look at the key features included in this kit and how it can help jumpstart your next IoT design.
Nov 11, 2022
17,147 views