editor's blog
Subscribe Now

TSMC Going for the Whole Package

It looks like the chip packaging industry may be getting a new competitor.

I spent a few minutes with TSMC’s Sr. VP for R&D Shang-yi Chiang last week at the TSMC Symposium to follow up on one of the topics he had raised in his presentation, that of low-K dielectrics and some of the impact they were having.

For those of us not as deeply steeped in this stuff, it’s easy to get confused by low-K and high-K, since they are both trumpeted as important new developments. High-K is for the gate, where you want good coupling; low-K is for the dielectric between interconnect layers, where you want to minimize coupling, which is increasingly harder due to the incredibly thin dimensions we’re seeing.

It turns out that air is pretty much the gold standard for low K. And your standard chip dielectrics are decidedly not air. So TSMC approximates air by creating a matrix of tiny bubbles – essentially turning the dielectric into a high-tech Styrofoam. 

They do this by mixing in an organic ingredient; a higher-temp bake burns off the material, leaving voids. They also add some carbon to the overall mix to improve the structural integrity of what remains.

Problem is, this makes the material much more brittle, and it doesn’t stick as well to the layer below it. This is exacerbated by the material having a different thermal coefficient than the molding compound used for packaging; all of this hurts reliability.

So TSMC believes that they need to get more involved with the packaging themselves, in particular through the use of multi-chip constructs like 3D ICs or with silicon interposers. 

And they’re not talking about partnering with a packaging house. They want to do it themselves.

The existing packaging business has margins too low to be of interest to them. So they want to develop their own technology (not acquire it) to improve the margins. 

R&D is just starting.

Leave a Reply

featured blogs
Dec 7, 2023
Building on the success of previous years, the 2024 edition of the DATE (Design, Automation and Test in Europe) conference will once again include the Young People Programme. The largest electronic design automation (EDA) conference in Europe, DATE will be held on 25-27 March...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Industrial Internet of Things (IIoT)
Sponsored by Mouser Electronics and Eaton
In this episode of Chalk Talk, Amelia Dalton and Mohammad Mohiuddin from Eaton explore the components, communication protocols, and sensing solutions needed for today’s growing IIoT infrastructure. They take a closer look at how Eaton's circuit protection solutions, magnetics, capacitors and terminal blocks can help you ensure the success of your next industrial internet of things design.
Jun 14, 2023
21,603 views