editor's blog
Subscribe Now

Find Amelia at ESC/Design West 2012

EE Journal is rolling out the most fantastic contest EVER! Yes, if I do say so myself…because this year, we are unveiling the super ultra fantastic Contest “FIND AMELIA AT ESC/DESIGN WEST 2012.” The first person who finds me and mentions a MAX V CPLD Development Kit will win a kit of their very own.

findameliamap.png

Here’s the deal:  I will be trolling the expo show floor at ESC/Design West this year. The first person who finds me on the show floor will receive a MAX V CPLD Development Kit and a slew of other awesome goodies from Fish Fry’s generous sponsor Altera. In order to win, you will only need to find me and say “Hey, can I have that MAX V CPLD Development Kit?” (and not something like “Excuse me, miss, can you tell me what time it is?”) then hand me a business card and submit to an interview (mwahahaha) and the kit is yours!

Also, make sure to listen to this week’s Fish Fry (which will be live on Friday). I will be giving out some secret tips on how to find me at the show. 

Click Here for more information about ESC/Design West

Click Here for ESC/Design West Expo Show Hours

 

And the fine print (because there’s always fine print, right?): employees of Altera (and their competitors) are not eligible. People I don’t like are not eligible. 

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

VITA RF Product Portfolio: Enabling An OpenVPX World
Sponsored by Mouser Electronics and Amphenol
Interoperability is a very valuable aspect of military and aerospace electronic designs and is a cornerstone to VITA, OpenVPX and SOSA. In this episode of Chalk Talk, Amelia Dalton and Eddie Alexander from Amphenol SV explore Amphenol SV’s portfolio of VITA RF solutions. They also examine the role that SOSA plays in the development of military and aerospace systems and how you can utilize Amphenol SV’s VITA RF solutions in your next design.
Oct 25, 2023
23,956 views