industry news
Subscribe Now

Xilinx Demonstrates Reconfigurable Acceleration for Cloud Scale Applications at SC16

SAN JOSE, Calif.Nov. 7, 2016 /PRNewswire/ — Xilinx, Inc. (NASDAQ: XLNX) today announced it will demonstrate reconfigurable acceleration for cloud scale applications at SC16. Through a series of demonstrations and presentations, Xilinx and its ecosystem will highlight how Xilinx® All Programmable technologies are ideally suited to handle computationally intensive data center workloads including machine learning, data analytics, video transcoding, storage and networking – enabling the world’s largest cloud service providers to develop and deploy reconfigurable acceleration platforms at cloud scale. To learn more, visit Xilinx at booth #3640, November 14 – 17, 2016 at the Salt Palace Convention Center, Salt Lake City, UT.

Conference Participation
Monday, November 14

Tuesday, November 15

  • 4:15 – 5:00PM Introduction to Workload Acceleration Using FPGAs and Nimbix
    • Location: Nimbix Booth #4072
  • 5:15 – 7:00PM Birds of a Feather: Reconfigurable Supercomputing
    • Location: Convention Center Meeting Room 250-F

Xilinx Technology Briefing — Reconfigurable Acceleration in the Cloud Data Center
Wednesday, November 16 at 9:00AM
Location: Utah Museum of Contemporary Art (UMOCA)
In this briefing, the principals from Xilinx engineering and research will outline how cloud scale data centers can take advantage of a flexible, power efficient FPGA accelerator platform and provide a look at the Xilinx technology roadmap ahead. Register Now.

Xilinx Demonstrations and Developer Zone – Booth #3640

  • Accelerated Image Classification
  • Dynamic Provisioning of FPGAs with OpenStack
  • Virtualized Network Services with P4 Language
  • Storage, Networking and Analytics Framework
  • Database Acceleration Engine

Acceleration Developer Zone 

The Acceleration Developer Zone is a hands-on opportunity to learn about the evolution of FPGA programming models towards standard programming paradigms like OpenCL. Workstations will be available with a choice of four self-paced tutorials in English and Mandarin and Xilinx experts will be on hand for one-on-one instruction. Participants will get a complimentary trial to the Xilinx developer cloud resources hosted by Nimbix, a leading provider of heterogeneous accelerator clouds for big data and machine learning.

Learn more about these in-booth demos at 
https://www.xilinx.com/about/sc16.html#bootHighlignts

Xilinx Ecosystem Demonstrations throughout the Show Floor

  • Alpha Data – Booth 2607
  • ArrayFire – Booth 717
  • Bittware – Booth 3763
  • CTAccel – Booth 3775
  • HP – Booth 1531
  • IBM – Booth 1018/1042
  • ICHEC – Booth 3460
  • Mellanox – Booth 2631
  • Metamako – Booth 547
  • Micron – Booth 4254
  • Nallatech – Booth 2214
  • Nimbix – Booth 4072
  • SmartIOPS – Booth 3447

About Xilinx

Xilinx is the leading provider of All Programmable FPGAs, SoCs, MPSoCs, and 3D ICs. Xilinx uniquely enables applications that are both software defined and hardware optimized – powering industry advancements in Cloud Computing, Embedded Vision, Industrial IoT, and 5G Wireless. For more information, visit www.xilinx.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

GaN FETs: D-Mode Vs E-mode
Sponsored by Mouser Electronics and Nexperia
The use of gallium nitride can offer higher power efficiency, increased power density and can reduce the overall size and weight of many industrial, automotive, and data center applications. In this episode of Chalk Talk, Amelia Dalton and Giuliano Cassataro from Nexperia investigate the benefits of Gan FETs, the difference between D-Mode and E-mode GaN FET technology and how you can utilize GaN FETs in your next design.
Mar 25, 2024
4,490 views