industry news
Subscribe Now

PrimeTime Smart ECO Technology Cuts Compute Costs by 10X

Highlights:

  • Delivers industry-leading single-pass fix rate with 10X lower compute cost
  • Enables signoff-accurate ECO with all scenarios on a single, affordable compute server
  • Offers flexible distribution to take advantage of customers’ private compute clouds

Synopsys, Inc. (Nasdaq: SNPS) today announced that the 2016.06 release of the PrimeTime® static timing analysis tool includes a major enhancement to cut compute costs for timing closure by 10X. Through the use of smart engineering change order (ECO) technology, this latest release reduces memory requirements by 5X and speeds runtime by 2X while maintaining industry-leading first-pass fix rate of 95 plus percent. The significant increase in efficiency enables signoff-accurate ECO with all scenarios on a single, affordable compute server or the flexibility to distribute across customers’ private compute cloud to take advantage of smaller more readily available machines.

“Our customers want to continue to use their existing investment in compute hardware, even as their designs continue to grow in size,” said Robert Hoogenstryd, senior director of marketing for design analysis and signoff tools at Synopsys. “To that end, our new PrimeTime release provides smarter, more resource-efficient technology for timing closure and ECO to improve signoff schedules and reduce risk.”

Flexible Cost Reductions of ECO Runs

Employing smarter and more efficient ECO techniques, this PrimeTime release delivers single-pass fix rates of 95 plus percent using 5X less memory and with 2X faster runtimes. As a result, PrimeTime users can reduce their resource usage in several ways. The first option is to use significantly fewer large-memory machines by packing more scenarios on a single server. This reduces the potentially long wait times for access to multiple rarer machines. As a second option, users can utilize common, readily available, small-memory compute slots by distributing the scenarios across their private compute cloud. This option virtually eliminates wait times. Both of these options can provide significant cost savings and reductions to signoff schedules, while utilizing current compute resources.

Signoff ECO of All Scenarios on a Single Box or Distributed to Multiple Boxes

 

Design Size

Resources Needed

Scenarios

Runtime

Option 1)

100M Instances

1 x 256 Gigabyte Machine

8 Scenarios      —>

3.5 Hours

Option 2)

100M Instances

8 x 32 Gigabyte Machines

8 Scenarios      –>

3.5 Hours

“In delivering our innovative automotive infotainment products to our partners, efficiency and dependability are critical to our combined success,” saidYasunori Matsumoto, Chief Professional of Backend Design Department 1, Development Division 4 at Renesas System Design Co., Ltd. “Synopsys PrimeTime delivers the accurate timing analysis and high ECO fix rates we need. Having the flexibility the new PrimeTime ECO technology provides will help our teams meet their demanding schedules while utilizing our existing compute resources.”

Availability and Resources

The PrimeTime 2016.06 release is available now. For additional information, visit the Synopsys Galaxy™ Signoff Solution page, watch one of the many webinars or videos or contact your local account team.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Industrial Drives and Pumps -- onsemi and Mouser Electronics
Sponsored by Mouser Electronics and onsemi
In this episode of Chalk Talk, Amelia Dalton and Bob Card and Hunter Freberg from onsemi discuss the benefits that variable frequency drive, semiconductor optimization, and power switch innovation can bring to industrial motor drive applications. They also examine how our choice of isolation solutions and power packages can make a big difference for these kinds of applications and how onsemi’s robust portfolio of intelligent power modules, current sensing solutions and gate drivers are a game changer when it comes to industrial motor drive applications.
Mar 25, 2024
4,599 views