industry news
Subscribe Now

RFEL adds Ultra-Low Latency Distortion Correction to its growing range of HD video enhancement solutions

Newport, Isle of Wight, UK – 30 April 2015 – RFEL has enhanced its range of real-time, low latency, enhancement solutions for high frame rate, full colour HD video, by optimising its standard Distortion Correction solution to drastically reduce effective output latency to a few video lines, without compromising the IP core’s existing high performance operating parameters. By significantly streamlining the input video stream management, the corrected output pixel data can be generated as soon as the original distorted feature pixels are presented to the algorithm – making the overall frame latency predominantly a function of the time it takes to get the relevant data from the sensor into the processing core.  The Ultra-Low Latency Distortion Correction™ IP core will be launched at the AUVSI Unmanned System 2015 show on booth 3049 in Hall B4 on the5-7 May 2015 (www.auvsishow.org).

Functionally, the new IP core corrects either barrel or pin-cushion radial lens distortion to produce undistorted images from wide angle lenses, which is particularly useful as a pre-conditioner for image stitching applications.  It can also be used to pre-distort an image so that it appears undistorted when projected onto curved and cylindrical surfaces, which is ideal for human-in-the-loop simulation or virtualisation systems.  Distortion Correction is easily implemented into existing or new systems for surveillance, reconnaissance, unmanned and piloted air systems, driver and pilot aids and underwater systems. 

Radial distortion of up to 25% can be corrected as standard, although the solution can readily scale to higher correction capability on request.  The function implements the OpenCV 2.4 radial and tangential ‘undistort’ function, making it easy to access.  It supports all twelve ‘undistort’ parameters and includes a digital zoom feature to help the user specify the perfect output region of interest.  The input format can be up to 16-bit mono, 16-bit YCbCr422, or 24-bit formats. AXI-4 streaming and memory interfaces are supported as standard, while the output is typically the same as the input, with conversion available as an option.

Dr Alex Kuhrt, RFEL’s CEO, added, “Distortion Correction solves the problem of the distortion that occurs when using a wide angle lens to capture as much of a scene as possible.  Distortion is tiring for humans monitoring the scene and can result in errors.  Similarly a distorted scene is hard for computer recognition systems to monitor.  By paring latency back to the theoretical minimum for a rastered solution, our Ultra-Low Latency Distortion Correction IP is the latest addition to our world-class range of real time, HD video enhancement solutions that set new standards in performance, with low power consumption and the lowest real-time delays.”

The Ultra-Low Latency Distortion Correction is available now as IP that runs on Xilinx Zynq™ 7000, Artix™ 7 or Kintex™ 7 FPGAs, with Altera support available soon.  A reference design kit is available to enable Distortion Correction to be rapidly integrated into designs and the core is available as a bit-true MATLAB model to verify anticipated performance giving a rapid path to market.  

RFEL  www.rfel.com

RFEL Ltd is a UK-based innovative electronic systems designer, providing real-time high specification signal, image and video processing products, FPGA solutions and design services to defense, security, communications and instrumentation markets.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Embedded Storage in Green IoT Applications
Sponsored by Mouser Electronics and Swissbit
In this episode of Chalk Talk, Amelia Dalton and Martin Schreiber from Swissbit explore the unique set of memory requirements that Green IoT designs demand, the roles that endurance, performance and density play in flash memory solutions, and how Swissbit’s SD cards and eMMC technologies can add value to your next IoT design.
Oct 25, 2023
23,976 views