industry news
Subscribe Now

Altera FPGAs Achieve Compelling Performance-per-Watt in Cloud Data Center Acceleration Using CNN Algorithms

San Jose, Calif., —February 23, 2015—Altera Corporation (NASDAQ: ALTR) today announced Microsoft (NASDAQ: MSFT) is using Altera Arria® 10 FPGAs (field programmable gate arrays), to achieve compelling performance-per-Watt in data center acceleration based on CNN (convolutional neural network) algorithms. These algorithms are frequently used for image classification, image recognition, and natural language processing. Altera is presenting how FPGAs are accelerating data center search at two key industry events this week:  FPGA 2015 ACM/SIGDA in Monterey, California, on February 23 and the Linley Group Data Center Conference in San Jose, California, on February 25.

Microsoft researchers are working on advancing cloud technologies and are using the Arria 10 Developer Kit and engineering samples of Arria 10 FPGAs, which are demonstrating up to 40 GFLOPS-per-Watt, an industry-leading level in data center performance. Also, when compared with GPGPUs, this FPGA performance offers a more than 3X performance-to-power advantage for CNN platforms.  This performance is achieved using the open software development language known as OpenCL, or VHDL to code the Arria 10 FPGA and its IEEE754 hard floating point DSP (digital signal processing) blocks.

“We are seeing a significant leap forward in CNN performance and power efficiency with Arria 10 engineering samples and the silicon’s precision hard floating point in the DSP blocks is part of the reason we are seeing compelling results in our research,” said Doug Burger, director, Client and Cloud Apps, Microsoft Research. In a Microsoft blog post,  http://bit.ly/1MMMzvG Burger describes some of the challenges facing the data center at an infrastructure level and how by replacing traditional CPUs with reprogrammable FPGAs, Microsoft is addressing these challenges.

“The FPGA has an architectural advantage for neural algorithms with the ability to convolve and do pooling very efficiently with a flexible data path which enables many OpenCL kernels to pass data directly to each other without having to go to external memory,” said Michael Strickland, director of the Compute and Storage Business Unit, Altera. “Arria 10 has an additional architectural advantage of supporting hard floating point for both multiplication and addition – this hard floating point enables more logic and a faster clock speed than traditional FPGA products.”

Altera previously announced that Microsoft is using its Stratix V FPGAs to accelerate search on its innovative Catapult board being deployed in servers in the first Bing data center this year.

About Altera

Altera programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, and complementary technologies, such as power management, to provide high-value solutions to customers worldwide. Visitwww.altera.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

The Future of Intelligent Devices is Here
Sponsored by Alif Semiconductor
In this episode of Chalk Talk, Amelia Dalton and Henrik Flodell from Alif Semiconductor explore the what, where, and how of Alif’s Ensemble 32-bit microcontrollers and fusion processors. They examine the autonomous intelligent power management, high on-chip integration and isolated security subsystem aspects of these 32-bit microcontrollers and fusion processors, the role that scalability plays in this processor family, and how you can utilize them for your next embedded design.
Aug 9, 2023
30,591 views