industry news
Subscribe Now

Epson Improves GPS Watch Battery Life with Cadence Tensilica Xtensa Processor

SAN JOSE, Calif., 17 Feb 2015 – Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Epson has switched from its previous GPS subsystem to one using the Cadence® Tensilica® Xtensa® processor to extend the battery life of its wrist watch GPS running monitors from 14 hours to up to 30 hours when the GPS function is activated. Epson took advantage of the highly flexible Xtensa processor architecture to optimize the design for the best power, performance and area results, which greatly contributed to the overall subsystem power savings. 

For more information on the Xtensa processor, visit www.cadence.com/news/xtensa/epson

“Ultra-low power features are critical for chip designs in our wearables segment,” said Kenichi Ushiyama, General Manager, Epson. “By adapting the Cadence Tensilica Xtensa processor to our needs, we were able to combine the control and GPS signal processing functions into one efficient core, saving power and area for this very space-constrained design.” 

The Xtensa processor can be customized to handle both performance-intensive digital signal processing (DSP) and embedded control processing functions. The patented automated Xtensa Processor Generator allows designers to create more competitive and differentiated features with the lowest power by integrating control and signal processing in a single core.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Leave a Reply

featured blogs
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

VITA RF Product Portfolio: Enabling An OpenVPX World
Sponsored by Mouser Electronics and Amphenol
Interoperability is a very valuable aspect of military and aerospace electronic designs and is a cornerstone to VITA, OpenVPX and SOSA. In this episode of Chalk Talk, Amelia Dalton and Eddie Alexander from Amphenol SV explore Amphenol SV’s portfolio of VITA RF solutions. They also examine the role that SOSA plays in the development of military and aerospace systems and how you can utilize Amphenol SV’s VITA RF solutions in your next design.
Oct 25, 2023
24,523 views