industry news
Subscribe Now

STMicroelectronics and Politecnico di Milano Build FASTER 3D Graphics Application using FPGAs

Geneva, December 11, 2014 — STMicroelectronics (NYSE: STM), a global semiconductor leader serving customers across the spectrum of electronics applications, today announced that it had tested and validated an experimental 3D-graphics application based on ray-tracing technology that had been implemented on an ARM®-processor-based test chip attached to a Field-Programmable Gate Array (FPGA). Partially funded by the European Union Seventh Framework Programme (FP7 IC T 287804), the effort for “Facilitating Analysis and Synthesis Technologies For Effective Reconfiguration” (FASTER) was performed as part of a tight R&D cooperation with Politecnico di Milano that also involved Foundation for Research and Technology – Hellas.

FPGAs are special-purpose silicon chips that can be programmed to change their function. These devices can dynamically modify their function during operation to morph between different circuits. Reconfigurable FPGA hardware is often used to deliver greater performance per unit of space, power, and cost, compared with general-purpose central- and graphics-processing units (CPUs and GPUs) for a wide range of embedded applications.

“The Multimedia and Smart Camera markets, in particular, have a high need for added-value functionalities in order to effectively capture their growth potential. A flexible, low-cost system based on reconfigurable hardware can address that need and meet market demands much more effectively than traditional processor-based systems,” said Danilo Pau, Senior Member, Institute of Electrical and Electronics Engineers, and Senior Principal Engineer, Senior Member of the Technical Staff, STMicroelectronics. “The technology developed as part of the FASTER project has the potential to boost computational power per silicon area per power consumption while adding a new dimension to embedded systems capabilities.”

About FASTER

FP7 IC T 287804 FASTER (Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration) is a multi-national research project partially funded by the European Commission’s Seventh Framework Program (FP7) for Research and Technological Development. The commercial partners in the project are: Maxeler Technologies, STMicroelectronics, and Synelixis Solutions. Research & Academic partners are: Chalmers University of Technology, Foundation for Research and Technology – Hellas, Ghent University, Imperial College London, and Politecnico di Milano. The project started on September 1st, 2011 and ran for 3 years. Please visit http://www.fp7-faster.eu for more information.

About STMicroelectronics

ST is a global leader in the semiconductor market serving customers across the spectrum of sense and power technologies and multimedia convergence applications. From energy management and savings to trust and data security, from healthcare and wellness to smart consumer devices, in the home, car and office, at work and at play, ST is found everywhere microelectronics make a positive and innovative contribution to people’s life. By getting more from technology to get more from life, ST stands for life.augmented. In 2013, the Company’s net revenues were $8.08 billion. Further information on ST can be found at www.st.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Designing for Functional Safety with Infineon Memory
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Alex Bahm from Infineon investigate the benefits of Infineon’s SEMPER NOR Flash and how the reliability, long-term data retention, and functional safety compliance make this memory solution a great choice for a variety of mission critical applications. They also examine how SEMPER NOR Flash has been architected and designed for functional safety and how Infineon’s Solutions Hub can help you get started using SEMPER NOR Flash in your next design.
Apr 22, 2024
561 views