industry news
Subscribe Now

Tektronix Delivers First LPDDR4 PHY Layer Test Solution

BEAVERTON, Ore. Sept. 22, 2014 – Tektronix, Inc., the world’s leading manufacturer of oscilloscopes, today announced the industry’s first complete PHY layer and conformance test solution for JEDEC LPDDR4, the next generation of mobile memory technology. Slated for adoption starting in 2015, LPDDR4 builds on the current generation of LPDDR3 technology and will deliver improved data rates up to 4.26 Gb/sec and use an ultra-low voltage core to reduce power consumption by approximately 35 percent to enhance performance in mobile devices like smartphones, wearables & tablets.

LPDDR4 introduces new test and measurement challenges due to lower input/output voltage of just 1.1V, higher data rates and compact mechanical designs that limit access to test points. There are also multiple changes in Vref, read burst and write burst which further increase the complexity to perform the tests mandated by the JESD209-4 specification. Tektronix provides the industry’s most complete set of tools design engineers need for qualifying their LPDDR4 designs. Through automated set-up and test execution, the Tektronix solution can reduce testing cycles from a week or more to a single hour.

“There’s no question that LPDDR4 makes validation far more complex and challenging for the entire mobile memory ecosystem, from silicon vendors to system integrators,” said Brian Reich, general manager, Performance Oscilloscopes, Tektronix.  “We offer the test and measurement tools needed to efficiently bring this exciting technology to market, from high-performance oscilloscopes and probes to advanced analysis software spanning the entire memory validation continuum.”

With this introduction, Tektronix now offers integrated PHY layer testing and debug of the new LPDDR4 standard in DDR-LP4 analysis software <http://www.tek.com/technology/ddr-test/electrical-validation%20%3chttp:/www.tek.com/technology/ddr-test/electrical-validation%3e> . By automating test setup and execution, DDR-LP4 gives memory designers the confidence that they are in full conformance with memory standards. Should a memory system fail conformance tests, designers can quickly switch to debug mode and use tools like the powerful Visual Trigger capability on Tektronix oscilloscopes to isolate events of interest for deeper root-cause analysis with the DPOJET Jitter and Eye measurement toolkit.

LPDDR4 interposers

In conjunction with partner Nexus Technology, Tektronix is also introducing the industry’s first LPDDR4 memory component interposers featuring two patented interposer designs. EdgeProbe™ interposers are designed for the demanding mechanical constraints required by mobile designs while socketed interposers are available for ease of use, reusability and component swapping.

Pricing & Availability

Option DDR-LP4 with LPDDR4 support is available now starting €1,590 / £1,320.

Wondering what else Tektronix is up to? Check out the Tektronix Bandwidth Banter blog <http://www.tek.com/blog>  and stay up to date on the latest news from Tektronix on Twitter <https://twitter.com/tektronix>  and Facebook <http://www.facebook.com/Tektronix> .

About Tektronix

For more than sixty-five years, engineers have turned to Tektronix <http://www.tek.com/>  for test, measurement and monitoring solutions to solve design challenges, improve productivity and dramatically reduce time to market. Tektronix is a leading supplier of test equipment <http://www.tek.com/home/products.html>  for engineers focused on electronic design, manufacturing, and advanced technology development. Headquartered in Beaverton, Oregon, Tektronix serves customers worldwide and offers award-winning service <http://www.tek.com/service/>  and support <http://www.tek.com/support/> . Stay on the leading edge at www.tektronix.com <http://www.tektronix.com/> .

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Diptesh Nandi from Microchip examine the benefits of PolarFire SoC FPGAs for edge computing applications. They explore how the RISC-V-based Architecture, asymmetrical multi-processing, and Linux-based reference solutions make these SoC FPGAs a game changer for edge computing applications.
Feb 6, 2024
10,927 views