industry news
Subscribe Now

Real Intent Unveils Debug Enhancements in New Version of Ascent IIV for Static Verification of Digital Designs

SUNNYVALE, Calif. – July 22, 2014 – Real Intent, Inc., a leading provider of EDA software products today announced a new version of its Ascent Implied Intent Verification (IIV) tool for static functional analysis of digital IC designs, delivering new debug enhancements for users. Ascent products find elusive bugs and eliminate sources of uncertainty that are difficult to uncover using traditional Verilog or VHDL simulation, leading to both improved QoR and productivity of design teams.

New Ascent IIV features and enhancements include:

  • Specialized report categories for FSMs, language checks, design checks, coverage, and X-verification with control of report depth for easier debug review
  • Causality reporting, which shows the secondary errors caused by each primary error so designers can rank the impact of fixing primary errors
  • New language checks for violations of SystemVerilog constructs – unique, priority, and enumeration
  • Easier setup for quick adoption
  • 15 other analysis and debug improvements

Lisa Piper, senior manager of technical marketing at Real Intent, said, “IIV’s root cause analysis dramatically reduces debug time by focusing the effort on the real design problems, without the distraction of related secondary issues. Our new specialized reports make it easier for designers to focus on categories of concern, tailor the results, and see the impact of fixing primary errors. For the first time, IIV now has checks for SystemVerilog constructs that are not in classic Verilog code. Our Ascent products remain the fastest and highest-capacity static verification solutions available for uncovering issues prior to digital simulation.”

To see a video interview of Lisa Piper discussing the new release of IIV and trends in automatic verification, please visit http://youtu.be/Pn3w-vzt8IU.

Availability

The latest release of Ascent IIV is available immediately for download from the Real Intent web-site.

About Ascent IIV

Ascent IIV is a state-of-the-art automatic RTL verification tool. It finds bugs using an intelligent hierarchical analysis of design intent. No test bench or assertions are required, making it easy and efficient to find RTL bugs earlier in the design flow before they become more expensive to uncover. The analysis minimizes debug time by identifying the root cause of issues, and provides the VCD traces that show the sequence of events leading to an undesired state. Ascent IIV has the speed and capacity to handle design blocks exceeding 250K gates and provides a wide variety of complex checks including FSM deadlocks, bus issues, and constant bits and nets. If SVA or VHDL assertions written in PSL are available, Ascent IIV can use these as constraints to enhance the analysis. Please click here for a recent announcement about how Real Intent’s Ascent IIV software accelerates design debug for a customer. 

About Real Intent 

Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. The company provides comprehensive CDC verification, advanced RTL analysis and sign-off solutions to eliminate complex failure modes of SoCs. Real Intent’s Meridian and Ascent product families lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.comfor more information.

Leave a Reply

featured blogs
Mar 18, 2024
Innovation in the AI and supercomputing domains is proceeding at a rapid pace, with each new advancement heralding a future more tightly interwoven with the threads of intelligence and computation. Cadence, with the release of its Millennium Platform, co-optimized with NVIDIA...
Mar 18, 2024
Cloud-based EDA tools are critical to accelerating AI chip design and verification; see how NeuReality leveraged cloud-based chip emulation for their 7NR1 NAPU.The post NeuReality Accelerates 7nm AI Chip Tape-Out with Cloud-Based Emulation appeared first on Chip Design....
Mar 5, 2024
Those clever chaps and chapesses at SiTime recently posted a blog: "Decoding Time: Why Leap Years Are Essential for Precision"...

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured paper

Reduce 3D IC design complexity with early package assembly verification

Sponsored by Siemens Digital Industries Software

Uncover the unique challenges, along with the latest Calibre verification solutions, for 3D IC design in this new technical paper. As 2.5D and 3D ICs redefine the possibilities of semiconductor design, discover how Siemens is leading the way in verifying complex multi-dimensional systems, while shifting verification left to do so earlier in the design process.

Click here to read more

featured chalk talk

Accessing AWS IoT Services Securely over LTE-M
Developing a connected IoT design from scratch can be a complicated endeavor. In this episode of Chalk Talk, Amelia Dalton, Harald Kröll from u-blox, Lucio Di Jasio from AWS, and Rob Reynolds from SparkFun Electronics examine the details of the AWS IoT ExpressLink SARA-R5 starter kit. They explore the common IoT development design challenges that AWS IoT ExpressLink SARA-R5 starter kit is looking to solve and how you can get started using this kit in your next connected IoT design.
Oct 26, 2023
18,742 views