industry news
Subscribe Now

Agilent Technologies Introduces Industry’s Most Accurate Test Solution for USB 3.1 Receivers

SANTA CLARA, Calif., July 9, 2014 – Agilent Technologies Inc. (NYSE: A) today announced the industry’s most accurate test solution for characterizing USB 3.1 receivers. Using the Agilent USB 3.1 receiver test set, design and test engineers in the semiconductor and computer industry can now accurately characterize and verify USB 3.1 receiver ports in ASICs and chipsets.

USB interfaces are commonly used in today’s PCs, tablets, mobile phones and external storage devices. The new USB 3.1 specification was released by the USB Implementers Forum in 2013, and the first USB 3.1 10-Gb/s-capable products are expected to reach the market in 2014. The USB 3.1 specification more than doubles possible throughput compared with the USB 3.0 specification. This throughput improvement was achieved by doubling the physical data rate from 5 to 10 Gb/s and by changing the coding scheme from 8-bit/10-bit to 128-bit/132-bit, which requires significantly less overhead.

“Agilent’s new USB 3.1 receiver test solution fills a critical need for ASIC and chipset designers needing to quickly deliver the next generation of USB-enabled devices,” said Juergen Beck, vice president and general manager of Agilent’s Digital & Photonic Test Division. “With our expertise in accurate receiver tolerance testing, we continue to help R&D teams efficiently release robust, next-generation chipsets for the semiconductor and computer industry.”

R&D and test engineers who design and test USB 3.1 chipsets are facing new challenges. For receiver test, the doubled physical data rate means the margins for signal integrity are tighter. To ensure proper operation, the receiver must tolerate a mix of different jitter types. Three-tap de-emphasis is required to compensate for the losses of the channel. And finally, the analyzer must be able to filter 128-bit/132-bit coded skip-ordered sets with variable length during error counting.

Benefits of the Agilent USB 3.1 receiver test solution include: 

  • accurate and repeatable receiver test results enabled by J-BERT’s built-in and calibrated jitter sources and intersymbol interference (ISI) traces;
  • precise emulation of pre- and post-cursor de-emphasis;
  • built-in clock recovery to reduce setup complexity;
  • error counting accomplished by real-time filtering of the USB 3.1-specific 128-bit/132-bit coded skip-ordered sets (that can vary in length from the pattern stream); and
  • investment protection enabled by using Agilent instruments that can be repurposed for accurate characterization in multiple gigabit test applications, such as PCIe®, SATA, DisplayPort and others.

The Agilent USB 3.1 receiver test solution consists of either:

U.S. Pricing and Availability

The price for the J-BERT M8020A high-performance BERT starts at $122,200 for a one-channel, 16-Gb/s high-performance BERT with built-in clock recovery.

The upgradeable J-BERT N4903B (the new option for analyzing 128b/132b-coded patterns) is priced at $12,500. The J-BERT requires software version 7.60 or later.

All products are available today.

More information about Agilent’s USB 3 receiver test solutions is available at www.agilent.com/find/usb3_receiver_test.

Agilent offers a wide selection of high-speed digital solutions including essential tools to pinpoint problems, optimize devices and deliver results for design and simulation. Agilent will present a webcast about USB test challenges on July 16.

About Agilent Technologies

Agilent Technologies Inc. (NYSE: A) is the world’s premier measurement company and a technology leader in chemical analysis, life sciences, diagnostics, electronics and communications. The company’s 20,600 employees serve customers in more than 100 countries. Agilent had revenues of $6.8 billion in fiscal 2013. Information about Agilent is available at www.agilent.com.

On Sept. 19, 2013, Agilent announced plans to separate into two publicly traded companies through a tax-free spinoff of its electronic measurement business. The new company is named Keysight Technologies, Inc. The separation is expected to be completed in early November 2014.

 

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Designing for Functional Safety with Infineon Memory
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Alex Bahm from Infineon investigate the benefits of Infineon’s SEMPER NOR Flash and how the reliability, long-term data retention, and functional safety compliance make this memory solution a great choice for a variety of mission critical applications. They also examine how SEMPER NOR Flash has been architected and designed for functional safety and how Infineon’s Solutions Hub can help you get started using SEMPER NOR Flash in your next design.
Apr 22, 2024
561 views