industry news
Subscribe Now

Synopsys Announces Immediate Availability of Broad Portfolio of IP for TSMC 28HPC Process

MOUNTAIN VIEW, Calif., June 24, 2014 /PRNewswire/ —

Highlights:

  • Synopsys DesignWare® IP portfolio for TSMC 28HPC includes interface, analog, embedded memory and logic library IP
  • Production-ready IP portfolio enables fast time-to-market by leveraging compatibility with silicon-proven DesignWare IP for TSMC 28HPM process
  • Both the process and IP have been optimized for cost-sensitive mobile applications such as tablets, smartphones and LTE basebands as well as ultra low-power IoT applications

Synopsys, Inc. (Nasdaq:SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced the immediate availability of a wide range of DesignWare interfaceanaloglogic library and embedded memory IP for TSMC’s 28-nanometer (nm) high-performance compact (HPC) process. Synopsys’ production-ready DesignWare IP reduces risks for designers who want to take advantage of the lower power consumption, area reduction and performance improvements that the TSMC 28HPC process offers. The DesignWare IP portfolio for the TSMC 28HPC process delivers high performance with low leakage and active power in a compact footprint, giving designers the ability to optimize their mobile and internet-of-things (IoT) SoC designs for energy efficiency, area and speed.

“TSMC continues to build on our long history of collaboration with Synopsys to deliver high-quality, proven IP on advanced technologies that help our mutual customers speed their time to volume production,” said Suk Lee, TSMC senior director, design infrastructure marketing division. “The 28HPC process enables designers to reduce power consumption by up to 30 percent and area by up to 10 percent, or improve performance by up to 20 percent, compared to the 28LP process. The availability of Synopsys’ interface, analog, logic library and embedded memory IP portfolio for our 28HPC customers provides a low-risk path to integrating high performance IP and reducing SoC area and power consumption.”

The immediate availability of the DesignWare IP for TSMC 28HPC extends Synopsys’ broad portfolio of IP for TSMC’s processes. TSMC and Synopsys now have more than 1,400 IP products listed in the TSMC IP catalog. As the leading supplier of physical IP, Synopsys is uniquely positioned to provide designers with production-ready TSMC 28HPC IP that is compatible with TSMC’s established 28HPM process, enabling them to get to market quickly.

“Synopsys and TSMC have closely collaborated for many years to bring high-quality IP to market quickly,” said John Koeter, vice president of marketing for IP and prototyping at Synopsys. “By offering a broad portfolio of DesignWare IP for TSMC’s 28HPC process, Synopsys enables designers to more easily meet their goals of creating differentiated products with less risk and faster time to volume production.”

Availability

The Synopsys DesignWare IP portfolio, including interface, analog, logic library and embedded memory IP, is available on the TSMC 28HPC process now. The DesignWare HPC Design Kit, a suite of high-speed and high-density memories and logic libraries that allows SoC designers to optimize their processor cores for maximum speed, smallest area, lowest power, or an optimum balance of the three, is also available on the TSMC 28HPC process now.

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes complete interface IP solutions consisting of controller, PHY and next-generation verification IP, analog IP, embedded memories, logic libraries, processor solutions and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys’ IP Accelerated initiative offers IP prototyping kits, IP software development kits and customized IP subsystems for rapid integration of IP into SoCs. Synopsys’ extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit www.synopsys.com/designware.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Aug 30, 2023
28,950 views