industry news
Subscribe Now

Impulse C helps Software Developers Simulate Hardware Accelerating C Algorithms on Solarflare’s ApplicationOnload Engine (AOE), FPGA-enabled Programmable Networking Interface Card

Dateline 23 July, Bellevue Washington. Impulse announced the availability of “Experimenter’s Simulation Software” which enables developers to quickly evaluate the architecture offered by Solarflare’s new ApplicationOnload™ Engine (AOE). FPGAs are effective offload engines for some CPU bottlenecks. Shifting critical code to the FPGA’s massively parallel architecture enables critical paths to run as multiple streaming processes, accelerating computations by 10x or more over CPUs.

The software will be familiar to C programmers. It runs within Visual Studio, GCC or the like and provides the pragmas and extensions that enable C algorithms to be refactored into coarse grained logic, which machine compiles into multiple streaming processes to run in FPGA hardware.

Solarflare’s AOE integrates a large, powerful Altera FPGA in a network-friendly PCIe form factor. It is an excellent platform for developers to explore software/hardware codesign, and it can scale up for field deployment. “We welcome the introduction of well designed development boards like the AOE.” Said Ed Trexel, Impulse Accelerated’s Head of Engineering. He continued, “Software teams are increasingly curious about hardware based acceleration, and this lets them try it out on a robust, flexible platform.”

Impulse C was introduced in 2002 and is used by hundreds of teams from NASA to Wall Street, to rapidly experiment with offloading CPU logic to FPGA. “Impulse’s software gives developers a tremendous head start,” explained Bruce Tolley, Vice President, Solutions Marketing at Solarflare. “They can reduce schedule and technology risk in evaluating how well the offloading approach works for their C code and system architecture.”

This configuration of FPGA acceleration is used to offload custom packet inspection, preprocessing, trading, compliance, latency reduction, or instrumentation modules. The Impulse AOE Experimenter’s Software Simulator provides everything for users to refactor C and simulate how well it will machine compile into multiple streaming processes to run on the AOE’s FPGA. Functionality is verified within GCC, Visual Studio or the like. Users estimate performance, starting from pipeline rate efficiency, within Impulse CoDeveloper. Later, users can acquire an AOE and compile refactored algorithms all the way to hardware.

For more information: Brian Durwood, Brian.Durwood@ImpulseAccelerated.com (425) 605-9543 #109. The software can be seen at the Impulse table at the August 6th Chicago Custom Compute Summit.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Exploring the Potential of 5G in Both Public and Private Networks – Advantech and Mouser
Sponsored by Mouser Electronics and Advantech
In this episode of Chalk Talk, Amelia Dalton and Andrew Chen from Advantech investigate how we can revolutionize connectivity with 5G in public and private networks. They explore the role that 5G plays in autonomous vehicles, smart traffic systems, and public safety infrastructure and the solutions that Advantech offers in this arena.
Apr 1, 2024
3,394 views