fresh bytes
Subscribe Now

Ever wonder how the cable cars in San Francisco climb those steep hills?

The heart of the cable car system is the Powerhouse located at the corner of Washington and Mason Streets. Each of the trolley lines—California Street, the Powel-Hyde, Powel-Mason, and their common section—all emanate from this terminal hub. Each line is independently powered by a 510HP (380 kW) DC electric motor and include speed-reducing gears and three large, self-adjusting pulleys called sheaves. The gears work to normalize the cable’s speed to 9.5MPH across all lines while the sheaves ensure the cables run through smoothly.

The cable itself is a 1.25-inch diameter steel rope comprised of six twisted strands, each of which are made of 19 individual wires encircling a sisal rope core. The cables vary in length from 9,300 feet on the Powell line to 21,700 feet for the California. Each cable is slathered with a tar-like substance that works much like axle grease, wearing and breaking down in the cable’s place. Even with this protective coating, the cables only last six to eight months on average. When one fails, the system is shut down that evening and a new cable is spliced into the feed.
via Gizmodo

Continue reading

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Maximizing High Power Density and Efficiency in EV-Charging Applications
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Dalpiaz from Infineon talk about trends in the greater electrical vehicle charging landscape, typical block diagram components, and tradeoffs between discrete devices versus power modules. They also discuss choices between IGBT’s and Silicon Carbide, the advantages of advanced packaging techniques in both power discrete and power module solutions, and how reliability is increasingly important due to demands for more charging cycles per day.
Dec 18, 2023
17,666 views