editor's blog
Subscribe Now

From Conductor to Insulator

Graphene is one of those materials under vigorous study for use in future electronics. A single honeycomb layer of carbon atoms, it features high electron mobility but no bandgap, so, on its own, doesn’t work well as a semiconductor.

Add another layer, however, and, as we saw in our note on the next logic gate, interesting things may happen.

In particular, some UC Riverside researchers found that so-called bilayer graphene (BLG), which also has high mobility, can become an insulator once the number of electrons drops far enough. They did this by making a BLG sheet one plate of a capacitor, pulling away electrons. This isn’t a gradual process of conductivity changing linearly as electrons are depleted; at a certain point, there’s a fundamental shift in how the electrons organize themselves.

They go so far as to describe this shift as a form of “symmetry breaking,” which gives mass to particles – and they fancy this as the embodiment of a new quantum particle.

You can find more on what’s either a new particle or just another bit of useful knowledge about how to work with graphene in their unusually explanatory release.

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...