chalk talk
Subscribe Now

Cadence Perspec System Verifier SW Driven SoC Verification Automation

To verify your next system design, you’ll need a lot of use cases. But, creating, tracking, sharing, and running those use cases can be a nightmare. In this episode of Chalk Talk, Amelia Dalton chats with Larry Melling of Cadence Design Systems about the new Cadence Perspec System Verifier and how you can take advantage of its power and flexibility in your system-level design verification.

Click the link below to download a free datasheet entitled “Perspec System Verifier – Use-case-driven SoC verification.”

Click the link below to read a blog entitled “New Perspec System Verifier – Will Use-Case Testing Redefine SoC Verification?”

Click the link below to read a blog entitled “Q&A: Moving Towards Use Case and Software-Driven Verification.”

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...