industry news
Subscribe Now

Samtec Expands ExaMAX® High-Speed Backplane Connector System With New Direct Mate Orthogonal (DMO) Options

Orthogonal architecture offers improved SI performance and thermal efficiencies

New Albany, IN: Samtec, a privately held $662MM global manufacturer of a broad line of electronic interconnect solutions, proudly announces the expansion of the ExaMAX® High-Speed Backplane Connector System with new DMO options. System designers can now leverage the inherent advantages of direct mate orthogonal architectures when compared with traditional backplane systems.

Samtec’s new ExaMAX® DMO solutions offer system designers flexibility by removing the mid-plane, allowing fabric cards and line cards to mate directly. This fast-growing system architecture increases airflow and improves thermal efficiencies throughout the chassis. DMO solutions enhance signal integrity via shorter trace lengths and less connector transitions while streamlining the system BOM and optimizing system cost.

Samtec’s ExaMAX® DMO system consists of the new EBDM-RA series which mates directly with existing EBTF-RA series. Currently both 6 pair x 10 column and 6 pair x 12 column solutions are available. Guide pin and screw mount options are also available. 6 pair x 6 column and 6 pair x 8 column options are under development.

“Next generation system designers are quickly adopting DMO architectures,” said Jonathan Sprigler, Backplane Product Manager at Samtec, Inc. “Leading equipment vendors from across the data center industry – storage, server, networking and other applications – are leveraging the advantages of DMO via Samtec’s new EBDM-RA series.”

Samtec’s EBDM-RA series is but one solution from the ExaMAX® High-Speed Backplane Connector System. The ExaMAX® line of products are optimized for speeds up to 56 Gbps (PAM-4 modulation). Return loss compliance is achieved in both 85 Ω and 100 Ω systems due to targeting the 92 Ω specifications and controlling reflections at all geometry transitions within the connector.

ExaMAX® also has the industry’s lowest mating force with excellent normal force and meets Telcordia GR-1217 CORE specifications. With two reliable points of contact at all times, even when subjected to angled mating, residual stubs are minimized for improved signal integrity performance. A 2.4 mm contact wipe increases reliability while the hermaphroditic mating interface ensures stub-free mating and reliable alignment

The backplane system features individual signal wafers with differential pairs in a staggered design and arranged in columns with zero skew. Each wafer includes a one-piece embossed ground structure, which increases isolation to significantly decrease crosstalk.

For more information, please watch the “High-Speed Backplane Connectors Drive 56 Gbps and Beyond” webinar, visit the ExaMAX® High-Speed Backplane Connector System landing page, or download the High-Speed Board-to-Board Application Design Guide. Immediate technical support is available from Samtec’s backplane applications experts at HSBP@samtec.com.

About Samtec, Inc.:

Founded in 1976, Samtec is a privately held, $662MM global manufacturer of a broad line of electronic interconnect solutions, including IC-to-Board and IC Packaging, High-Speed Board-to-Board, High-Speed Cables, Mid-Board and Panel Optics, Flexible Stacking, and Micro/Rugged components and cables. Samtec Technology Centers are dedicated to developing and advancing technologies, strategies and products to optimize both the performance and cost of a system from the bare die to an interface 100 meters away, and all interconnect points in between. With 33 locations in 18 different countries, Samtec’s global presence enables its unmatched customer service. For more information, please visit http://www.samtec.com.

One thought on “Samtec Expands ExaMAX® High-Speed Backplane Connector System With New Direct Mate Orthogonal (DMO) Options”

Leave a Reply

featured blogs
Dec 7, 2023
Building on the success of previous years, the 2024 edition of the DATE (Design, Automation and Test in Europe) conference will once again include the Young People Programme. The largest electronic design automation (EDA) conference in Europe, DATE will be held on 25-27 March...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Secure Authentication ICs for Disposable and Accessory Ecosystems
Sponsored by Mouser Electronics and Microchip
Secure authentication for disposable and accessory ecosystems is a critical element for many embedded systems today. In this episode of Chalk Talk, Amelia Dalton and Xavier Bignalet from Microchip discuss the benefits of Microchip’s Trust Platform design suite and how it can provide the security you need for your next embedded design. They investigate the value of symmetric authentication and asymmetric authentication and the roles that parasitic power and package size play in these kinds of designs.
Jul 21, 2023
16,940 views