industry news archive
Subscribe Now

Xilinx to Demonstrate its Targeted Design Platforms for Radio and Baseband Processing at Mobile World Congress 2011

BARCELONA, SPAIN, FEB. 7, 2011 – Xilinx, Inc. (Nasdaq: XLNX) today announced its participation at Mobile World Congress 2011 in Barcelona, Spain, from Feb. 14 – 17, 2011, Hall 1, Stand E47. Xilinx will showcase its Targeted Design Platforms targeting cellular infrastructures by using FPGAs that enable global wireless communications with lower cost and power solutions for radio, baseband, and connectivity. The market specific platforms integrate the latest hardware, software, and IP innovations to help network infrastructure vendors and operators reduce capital expenditures, operating expenses, and development costs for software-defined radio and 3/4G multi-mode base stations. 

Xilinx … Read More → "Xilinx to Demonstrate its Targeted Design Platforms for Radio and Baseband Processing at Mobile World Congress 2011"

Atmel Announces New Generation of maXTouch Solutions

San Jose, CA, February 7, 2011 – Atmel® Corporation (NASDAQ: ATML), a leader in microcontroller and touch solutions, today announced the maXTouch(TM) E Series of single-chip capacitive touchscreen controllers for touchscreens from 2 to 12 inches. The mXT224E, mXT384E, mXT540E and mXT768E devices offer enhanced analog sensing with a third generation capacitive touch engine and Atmel’s advanced AVR® architecture optimized for capacitive sensing. Offering 224 to 768 nodes, the new series enables system designers to select the industry’s most advanced single-chip solution for their touchscreen size and application.

Since system noise poses the greatest challenge … Read More → "Atmel Announces New Generation of maXTouch Solutions"

JamaicaVM 6 is now available for multicore systems

The aicas group will introduce the new multiprocessor version of the JamaicaVM hard realtime Java runtime environment at the Embedded World conference in Nuremberg Germany from 1-3 March 2011. It is based on the proven JamaicaVM 6 product, which supports the J2SE Java 6 standard classes. Memory management has been optimized to simultaneously run multiple realtime threads on different CPUs with minimal contention. The assignment of Java threads to specific processor cores can be handled by JamaicaVM or directly controlled by the user. Even applications that were not built for multiprocessor systems can benefit from JamaicaVM 6 Multicore by running memory management … Read More → "JamaicaVM 6 is now available for multicore systems"

Synopsys Announces New Technology for Optimizing Multicore Systems

MOUNTAIN VIEW, Calif., Feb. 7, 2011 /PRNewswire/ — Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced the broad availability of Platform Architect with Multicore Optimization Technology, a new solution for performance analysis and early definition of multicore system architectures in SystemC. Using Platform Architect with Multicore Optimization Technology, designers of SoCs, chipsets and systems can capture hardware/software performance models of multicore system architectures in the early concept phase for robust performance measurement and trade-off analysis, months prior to software availability.

“Given the escalating costs of SoC design, system … Read More → "Synopsys Announces New Technology for Optimizing Multicore Systems"

Jasper DVCon Highlights: ActiveProp and Advanced Formal Solutions

WHAT: Jasper Design Automation’s ActiveProp™ property synthesis tool will make its North American debut at this year’s DVCon.  ActiveProp automatically synthesizes properties to expand the property verification set, increase functional coverage, and identify coverage holes.  Jasper is also highlighting its industry-leading formal solutions, including JasperGold®, ActiveDesign™ and Intelligent Proof Kits that speed the verification of SoC interconnect protocols. Jasper’s advanced technology addresses verification challenges across the spectrum of design applications from architectural verification to post-silicon validation.

WHEN: & … Read More → "Jasper DVCon Highlights: ActiveProp and Advanced Formal Solutions"

Lattice Announces Five New IP Suites For The LatticeECP3 FPGA Family

HILLSBORO, OR – FEBRUARY 7, 2011 – Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of five new comprehensive Intellectual Property (IP) Suites to accelerate the design of electronic systems in a variety of industries using the award winning LatticeECP3™ FPGA family.  These five IP suites are PCI Express, Ethernet Networking, Digital Signal Processing, Video & Display, and Value. 

Read More → "Lattice Announces Five New IP Suites For The LatticeECP3 FPGA Family"

Curtiss-Wright Controls Debuts New 48-Port 10GbE Physical Layer Switch Port Card

DAYTON, OH – February 2, 2011 — Curtiss-Wright Controls Electronic Systems, a business group of Curtiss-Wright Controls and the developer of the Physical Layer Switch (PLS), has announced the availability of its new RT11000 48-port 10 Gigabit Ethernet (GbE) card designed for use with its industry-leading GLX4000 and Read More → "Curtiss-Wright Controls Debuts New 48-Port 10GbE Physical Layer Switch Port Card"

Anritsu Introduces Jitter Tolerance and 4Tap Pre-emphasis Solution that Conducts Signal Integrity Measurements up to 28 Gbit/s

Santa Clara, CA – February 1, 2011 – Anritsu Company introduces a jitter tolerance and 4Tap pre-emphasis solution specifically designed to test interconnects up to 28 Gbit/s, at DesignCon 2011. Developed to meet the signal integrity requirements associated with designing backplanes for today’s high-speed interconnects, such as Infiniband 26G-IB-EDR, CEI-25G, CEI-28G-VSR, PCI Express, SAS, SATA, FB-DIMM, USB 3.0 and Display Port, the solution allows engineers to ensure their products meet designated specifications.

At the center of the solution is the MP1800A Signal Quality Analyzer (SQA), which is integrated with the MU181500B Jitter Modulation … Read More → "Anritsu Introduces Jitter Tolerance and 4Tap Pre-emphasis Solution that Conducts Signal Integrity Measurements up to 28 Gbit/s"

Synopsys Invites Cadence Incisive and Mentor Graphics Questa Users to the Verification FastForward Program

MOUNTAIN VIEW, Calif., Feb. 3, 2011 /PRNewswire/ — Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced the verification FastForward migration program.  The program helps Cadence® Incisive® and Mentor Graphics® Questa® users to migrate to the VCS® functional verification solution and benefit from its superior technologies.  These include: innovative performance engines; the industry’s broadest SystemVerilog support for VMM, OVM, and the UVM methodologies; a powerful constraints solver; new coverage closure technologies; unique low power verification capabilities; and a rich portfolio of verification IP.   … Read More → "Synopsys Invites Cadence Incisive and Mentor Graphics Questa Users to the Verification FastForward Program"

featured blogs
Jan 22, 2025
Shouldn't Matter mean I can eliminate all my other smart home apps? Almost. When it comes to smart home apps, review what device types might need an app....
Feb 5, 2025
Return of Rock ranks Telegraph Road as 5th among Dire Straits' best songs, describing it as "A fourteen-minute masterpiece worth every second of its length'...