industry news
Subscribe Now

Mentor OSAT Alliance Program Streamlines IC High- Density Advanced Packaging Design and Manufacturing

  • Proven low-cost, low-risk path to designing HDAP technologies
  • Trusted verification and signoff process for OSAT customers
  • Increased OSAT business efficiency though proven Mentor flow
  • Launches with Amkor as first OSAT alliance member

Mentor, a Siemens business, today announced that it has launched the Mentor OSAT (outsourced assembly and test) Alliance program to help drive ecosystem capabilities in support of new high-density advanced packaging (HDAP) technologies like 2.5D IC, 3D IC and fan-out wafer-level packaging (FOWLP) for their IC designs. By launching this program, Mentor will work with OSATs to provide fabless companies with design kits, certified tools, and best practices to aid in smoother adoption of these new packaging solutions that require a much tighter link between chip and package design. Mentor also announced Amkor Technology, Inc. as its first OSAT Alliance member.

Through the Mentor OSAT Alliance, members work with Mentor to create certified design kits to help customers speed up IC and advanced package development with Mentor’s Tanner® L-Edit AMS design cockpit, Calibre® IC physical verification platform, HyperLynx® SI/PI and HyperLynx full-wave 3D tools, Xpedition® Package Integrator and Xpedition Package Designer tools, and Mentor’s newly announced Xpedition HDAP flow. “Mentor’s customers are pioneering technologies at the heart of IoT, autonomous driving and next-generation wired and wireless networks,” said Joe Sawicki, vice president and general manager of the Design to Silicon Division at Mentor. “Many of these companies are designing ICs that use advanced packaging from OSATs to achieve their design goals. Like the Mentor Foundry Alliance program did for accelerating foundry design kit creation, the Mentor OSAT Alliance program will help our mutual customers use Mentor’s world-class EDA portfolio to more easily implement ICs with advanced packaging technologies.”

Members of the Mentor OSAT Alliance will receive software, training and reference flow best practices from Mentor, in addition to the opportunity for co-marketing mutual offerings.

“The next generation of IC packaging will require increased heterogeneous die integration, incorporating reduced size, weight, and improved performance and reliability,” said Ron Huemoeller, corporate vice president, research and development at Amkor. “Amkor’s Silicon Wafer Integrated Fan-out Technology (SWIFTTM) package technology is designed to provide increased I/O and circuit density within a significantly reduced footprint and profile for single and multi-die applications. Being an integral part of the Mentor OSAT Alliance program will allow us to fast-track PDK development and delivery, and enable our customers to design more efficiently and predictably.”

With alliance programs for both Foundries and OSAT’s, Mentor continues to enable the semiconductor ecosystem. The OSAT Alliance program will drive global design and supply chain adoption of these emerging advanced packaging technologies.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Diptesh Nandi from Microchip examine the benefits of PolarFire SoC FPGAs for edge computing applications. They explore how the RISC-V-based Architecture, asymmetrical multi-processing, and Linux-based reference solutions make these SoC FPGAs a game changer for edge computing applications.
Feb 6, 2024
11,673 views