industry news
Subscribe Now

It’s time to move on FMC+ : Choose PFP-KX7+

A cost-effective Kintex-7 FPGA PCIe platform to boost your data rate performance with 12 High-Speed Serial links

Since 15+ years, TECHWAY offers cost-effective solutions to simplify FPGA technology integration onto the Industrial market.

In 2012, TECHWAY pioneered the PFP-KX7 boards: Xilinx Kintex-7 FPGA platforms including FMC site for modularity. Today, PFP-KX7 series are widely adopted by Industry key players.

Capitalizing on this success, TECHWAY goes beyond the state-of-the-art FMC+ technology with the new PFP-KX7+ series. PFP-KX7+ are highly-versatile thanks to their perfect technology mix: Kintex-7 FPGA, FMC+ site, DDR3 memories, management system, 12 HSS, programmable clock generator, etc.

Based on the Xilinx Kintex-7 FPGA, PFP-KX7+ is a versatile PCIe Gen2 x4 platform designed to meet the needs of high-speed applications. Its FMC+ connector (VITA 57.4) provides modularity for signal I/O thanks to a wide choice of interface mezzanines (analog and digital I/O). You also have the possibility to interface any custom mezzanines.

Fully compliant with VITA 57.4 standard, PFP-KX7+ boards were designed to easily fit into existing system or brand-new architecture. The SDK delivered with the board provides VHDL design examples compliant with the AXI4 and AXI4 Lite standards to facilitate code integration.

The PFP boards can be integrated in standard PC environment (drivers available for both Windows and Linux) or in stand-alone mode in your own enclosure.

Not only development boards, the PFPs are deployable platforms in use by several OEM with field proven 24/7 operations.

About TECHWAY

TECHWAY develops advanced solutions for image and signal processing.

Our ambition is to ease the use of complex technologies by offering pre-integrated solutions to reduce their integration system costs.

More information on our website: www.techway.fr

Leave a Reply

featured blogs
Nov 20, 2019
During ICCAD earlier in the month, there was the 2nd WOSET, which stands for Workshop on Open-Source EDA Technology. I wasn't there but Anton Klotz, who runs the Cadence Academic Network in... [[ Click on the title to access the full blog on the Cadence Community site. ...
Nov 18, 2019
By Srinivas Velivala – Mentor, A Siemens Business MaxLinear implemented the Calibre RealTime Digital interface for fast, iterative signoff DRC during P&R, and shaved weeks off tapeout schedules while meeting PPA targets. Learn how they did it… At the 2019 TSM...
Nov 18, 2019
Dangers of 5G. Thousands of satellites. Radio controlled birds. Smartphones spying on us. And much, much more....
Nov 15, 2019
As we seek to go faster and faster in our systems, heat grows as does the noise from the cooling fans. It is because of this heat and noise, many companies are investigating or switching to submersible cooling (liquid immersion cooling) options. Over the last few years, subme...
Nov 15, 2019
[From the last episode: we looked at how intellectual property helps designers reuse circuits.] Last week we saw that, instead of creating a new CPU, most chip designers will buy a CPU design '€“ like a blueprint of the CPU '€“ and then use that in a chip that they'€™re...