industry news
Subscribe Now

Cadence EMX 3D Planar Solver Certified for Samsung Foundry 8nm LPP Process Technology

Highlights

  • EMX 3D Planar Solver empowers customers to achieve accurate, high-capacity EM analysis, resulting in first-pass silicon success and faster time to market
  • EMX 3D Planar Solver achieved strong results across all of Samsung certification criteria

SAN JOSE, Calif., November 9, 2023 – Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that the Cadence® EMX® 3D Planar Solver is now certified for use with Samsung Foundry’s advanced 8nm Low Power Plus (LPP) process technology. The EMX Solver is the first electromagnetic (EM) solver on the market to achieve this milestone, having successfully passed all of Samsung’s detailed certification criteria. Joint customers can confidently adopt the EMX Solver into their advanced designs to ensure highly accurate, high-capacity EM analysis, avoiding unintentional parasitics and crosstalk effects. Through this latest collaboration between Cadence and Samsung Foundry, customers can achieve first-pass silicon success and accelerate time to market.

A foundry-certified EM modeling engine is essential for successful block- and chip-level analysis and signoff. Accurate EM models are fundamental for designing ICs for today’s cutting-edge applications. A wide array of inductors featuring various configurations were manufactured and measured by Samsung for the certification process, and the EMX Solver performed with extremely high accuracy in all categories.

With the EMX Solver, customers can simulate large circuit blocks, characterize the EM behavior of passive components, and analyze on-chip parasitics. The solver can analyze advanced-node process fabrication effects, including width- and spacing-dependent effects. The EMX Solver is seamlessly integrated in Cadence’s custom/analog design flow with all Virtuoso® releases, including the AI-based Virtuoso Studio, as well as the Virtuoso Analog Design Environment and Spectre® RF Option.

“Through our longstanding collaboration with Cadence, we’ve provided customers with the powerful tools they need to achieve first-pass silicon success with advanced node designs,” said Sangyun Kim, vice president and head of the Foundry Design Technology Team at Samsung Electronics. “Our strong partnership ensures that customers can leverage the EMX 3D Planar Solver to accelerate design closure with our 8nm LPP process technology.”

“Today’s designs at advanced process nodes must withstand crosstalk effects,” said Ben Gu, corporate vice president of R&D for the Multiphysics System Analysis Business Unit at Cadence. “Accurate, high-capacity EM analysis is essential to safeguard these designs from unintentional parasitics. The Cadence EMX 3D Planar Solver is not only the industry’s gold-standard EM, it now boasts Samsung certification so that our mutual customers can continue designing at the very edge of the technology, confidently.”

The EMX 3D Planar Solver supports the Cadence Intelligent System Design strategy, enabling system-on-chip (SoC) design excellence and system innovation. For more information on the EMX 3D Planar Solver, please visit www.cadence.com/go/EMXSolverCertification.

About Cadence

Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

Leave a Reply

featured blogs
Sep 19, 2024
I just saw an awesome presidential debate remix video by David Scott (a.k.a. the Kiffness). I'd never heard of David before. I'll never forget him now....

featured paper

A game-changer for IP designers: design-stage verification

Sponsored by Siemens Digital Industries Software

In this new technical paper, you’ll gain valuable insights into how, by moving physical verification earlier in the IP design flow, you can locate and correct design errors sooner, reducing costs and getting complex designs to market faster. Dive into the challenges of hard, soft and custom IP creation, and learn how to run targeted, real-time or on-demand physical verification with precision, earlier in the layout process.

Read more

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
41,774 views