industry news
Subscribe Now

Cadence EMX 3D Planar Solver Certified for Samsung Foundry 8nm LPP Process Technology


  • EMX 3D Planar Solver empowers customers to achieve accurate, high-capacity EM analysis, resulting in first-pass silicon success and faster time to market
  • EMX 3D Planar Solver achieved strong results across all of Samsung certification criteria

SAN JOSE, Calif., November 9, 2023 – Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that the Cadence® EMX® 3D Planar Solver is now certified for use with Samsung Foundry’s advanced 8nm Low Power Plus (LPP) process technology. The EMX Solver is the first electromagnetic (EM) solver on the market to achieve this milestone, having successfully passed all of Samsung’s detailed certification criteria. Joint customers can confidently adopt the EMX Solver into their advanced designs to ensure highly accurate, high-capacity EM analysis, avoiding unintentional parasitics and crosstalk effects. Through this latest collaboration between Cadence and Samsung Foundry, customers can achieve first-pass silicon success and accelerate time to market.

A foundry-certified EM modeling engine is essential for successful block- and chip-level analysis and signoff. Accurate EM models are fundamental for designing ICs for today’s cutting-edge applications. A wide array of inductors featuring various configurations were manufactured and measured by Samsung for the certification process, and the EMX Solver performed with extremely high accuracy in all categories.

With the EMX Solver, customers can simulate large circuit blocks, characterize the EM behavior of passive components, and analyze on-chip parasitics. The solver can analyze advanced-node process fabrication effects, including width- and spacing-dependent effects. The EMX Solver is seamlessly integrated in Cadence’s custom/analog design flow with all Virtuoso® releases, including the AI-based Virtuoso Studio, as well as the Virtuoso Analog Design Environment and Spectre® RF Option.

“Through our longstanding collaboration with Cadence, we’ve provided customers with the powerful tools they need to achieve first-pass silicon success with advanced node designs,” said Sangyun Kim, vice president and head of the Foundry Design Technology Team at Samsung Electronics. “Our strong partnership ensures that customers can leverage the EMX 3D Planar Solver to accelerate design closure with our 8nm LPP process technology.”

“Today’s designs at advanced process nodes must withstand crosstalk effects,” said Ben Gu, corporate vice president of R&D for the Multiphysics System Analysis Business Unit at Cadence. “Accurate, high-capacity EM analysis is essential to safeguard these designs from unintentional parasitics. The Cadence EMX 3D Planar Solver is not only the industry’s gold-standard EM, it now boasts Samsung certification so that our mutual customers can continue designing at the very edge of the technology, confidently.”

The EMX 3D Planar Solver supports the Cadence Intelligent System Design strategy, enabling system-on-chip (SoC) design excellence and system innovation. For more information on the EMX 3D Planar Solver, please visit

About Cadence

Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at

Leave a Reply

featured blogs
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Universal Verification Methodology Coverage for Bluespec RISC-V Cores

Sponsored by Synopsys

This whitepaper explains the basics of UVM functional coverage for RISC-V cores using the Google RISCV-DV open-source project, Synopsys verification solutions, and a RISC-V processor core from Bluespec.

Click to read more

featured chalk talk

Portable Medical Devices and Connected Health
Decentralized healthcare is moving from hospitals and doctors’ offices to the patients’ home and office and in the form of personal, wearable, and connected devices. In this episode of Chalk Talk, Amelia Dalton and Roger Bohannan from Littelfuse examine the components, functions and standards for a variety of portable connected medical devices. They investigate how Littelfuse can help you navigate the development of your next portable connected medical design.
Jun 26, 2023