industry news
Subscribe Now

New Software From Plunify Solves FPGA Timing, Optimization Issues

SAN FRANCISCO, CA–(Marketwired – Jun 2, 2014) – The who’s who of the chip design community will be in San Francisco this week for DAC, and new ideas, trends and technologies will be the talk of the show. Plunify, provider of a groundbreaking FPGA design application, will be on hand to join the conversations and offer a solution to some of the biggest challenges faced by FPGA designers today: meeting timing, reducing area and lowering power. At the show, Plunify will debut its new InTime software, which harnesses big data analytics to solve FPGA timing and optimization problems through machine learning — without modifying code.

Used as a plugin to major FPGA tools, InTime is able to analyze an FPGA design and determine optimized strategies for synthesis and place-and-route. These strategies are derived from correlations between the design structure, types of FPGA resources used and the design constraints. InTime guides the design towards the specified timing, area or power performance goals. The sheer complexity and volume of data generated for every FPGA design makes it impractical for designers to analyze that data by hand, but InTime uses statistical methods and machine learning to draw insights from the data that can improve the quality of results. Additionally, InTime harnesses unused compute power to run builds — and actively learns from build results to improve them over time.

According to Kirvy Teo, COO for Plunify, “InTime is incredibly intelligent — InTime learns from previous build results and the more builds it does, the better the results become. InTime has the potential to be truly life-changing for FPGA designers — enabling them to get better, faster results from the same FPGA software, without modifying their designs.”

See for yourself — Plunify invites DAC attendees to visit them at booth #209C on the show floor to get a firsthand look at InTime. To learn more, please visit www.Plunify.com, like them on Facebook or follow the company on Twitter

About Plunify

Solutions from Plunify Pte. Ltd. enable semiconductor chip designers to shorten product time-to-market and reduce development costs — with no disruption to existing workflows. The company’s EDAxtend™ cloud platform and InTime™ timing closure tool help electronics companies meet FPGA design performance targets and significantly reduce their products’ time to market. For more on Plunify’s products, please visit www.plunify.com

Leave a Reply

featured blogs
May 17, 2022
Introduction Healing geometry, setting the domain, grid discretization, solution initialization, and result visualization, are steps in a CFD workflow. Preprocessing, if done efficiently, is the... ...
May 12, 2022
Our PCIe 5.0 IP solutions, including digital controllers and PHYs, have passed PCI-SIG 5.0 compliance testing, becoming the first on the 5.0 integrators list. The post Synopsys IP Passes PCIe 5.0 Compliance and Makes Integrators List appeared first on From Silicon To Softwar...
May 12, 2022
By Shelly Stalnaker Every year, the editors of Elektronik in Germany compile a list of the most interesting and innovative… ...
Apr 29, 2022
What do you do if someone starts waving furiously at you, seemingly delighted to see you, but you fear they are being overenthusiastic?...

featured video

Intel® Agilex™ M-Series with HBM2e Technology

Sponsored by Intel

Intel expands the Intel® Agilex™ FPGA product offering with M-Series devices equipped with high fabric densities, in-package HBM2e memory, and DDR5 interfaces for high-memory bandwidth applications.

Learn more about the Intel® Agilex™ M-Series

featured paper

Introducing new dynamic features for exterior automotive lights with DLP® technology

Sponsored by Texas Instruments

Exterior lighting, primarily used to illuminate ground areas near the vehicle door, can now be transformed into a projection system used for both vehicle communication and unique styling features. A small lighting module that utilizes automotive-grade digital micromirror devices, such as the DLP2021-Q1 or DLP3021-Q1, can display an endless number of patterns in any color imaginable as well as communicate warnings and alerts to drivers and other vehicles.

Click to read more

featured chalk talk

The Gateway to Connected Intelligent Vehicles

Sponsored by Mouser Electronics and NXP Semiconductors

Connectivity is going to play a vital role in the future of connected and autonomous vehicles. One of the keys to the success of our future automotive designs will be the incorporation of service-oriented gateways. In this episode of Chalk Talk, Amelia Dalton chats with Brian Carlson from NXP about the role that service-oriented gateways will play in the future of connected and autonomous vehicles and the details of NXP’s new S32G2 vehicle network processors that are going to make all of this possible.

Click here for more information about the NXP Semiconductors S32G2 Vehicle Network Processor