industry news
Subscribe Now

Imperas Validates OVP Fast Processor Models and Embedded Software Development Tools Interoperability With Cadence® Virtual System Platform

OXFORD, United Kingdom, October 24, 2011 – Imperas™ today announced that its Open Virtual Platforms™ (OVP™) Fast Processor Models have been validated with the Cadence® Virtual System Platform for creation of high performance software development platforms. In addition, the Imperas tools for Multiprocessor/Multicore/Multithread Verification, Analysis and Profiling (M*VAP™) operate with Virtual System Platform, together providing a robust set of tools for embedded software development as part of the Cadence System Development Suite.

The Fast Processor Models are available from the Open Virtual Platforms website, www.OVPworld.org. Models available include the ARC 6xx/7xx families, ARM 7, 9, 10, 11, Cortex-M and Cortex-A families, MIPS Technologies 4K, 24K, 34K, 74K, 1004K, 1074K and M14K families, Power Architecture E200 cores and Renesas (NEC Electronics) V850 cores. All OVP Fast Processor Models have shown exceptionally fast performance of hundreds of millions of instructions per second.

The M*VAP tools utilize the Imperas SlipStreamer™ patent pending binary interception technology. SlipStreamer enables analytical tools – tracing, profiling, code coverage, memory analysis and more – to operate without any modification or instrumentation of the software source code, i.e., the tools are completely non-intrusive.

“High performance processor models are an important part of our virtual prototype solution,” said Micha? Siwi?ski, group director of product marketing, System & Software Realization Group, Cadence. “The Open Virtual Platforms library of fast processor core models, together with Imperas tools for software analysis, complement the Virtual System Platform to provide an effective solution for system and software development.”

All OVP Fast Processor Models are instruction accurate, focused on enabling embedded software developers, especially those building hardware-dependent software such as firmware and bare metal applications, to have a development environment available early to accelerate the software development cycle. Virtual platforms utilizing these Imperas OVP Fast Processor Models can be created with the Virtual System Platform system creation tools, and utilize the native TLM2 interface available with all OVP models.

The OVP Fast Processor Models enable the use of the Imperas M*VAP tools within the Virtual System Platform environment. These advanced tools for multicore software verification and analysis include key tools for software development on virtual platforms such as OS and CPU-aware tracing (instruction, function, task, event), hot spot profiling, code coverage and memory and cache analysis.

“Software development is the critical path for the delivery of embedded systems. Whether we are talking about complex multicore systems, or relatively simple systems based on high-end microcontrollers, embedded software today requires state of the art software development tools,” said Simon Davidmann, president and CEO, Imperas. “Virtual System Platform addresses these issues by easing the task of virtual platform development and enabling unified hardware/software debugging. In combination with the Imperas OVP fast processor models and M*VAP tools this provides a powerful environment for embedded software development.”

About Imperas (www.Imperas.com)

For more information about Imperas, please go to the Imperas website.

About the Open Virtual Platforms Initiative (www.OVPworld.org)

For more information about OVP, please go to the About OVP page on the OVP website. Detailed quotations regarding OVP are available fromhttp://www.ovpworld.org/quotes.

Leave a Reply

featured blogs
Feb 24, 2026
How a perfectly good Bosch HVAC system was undermined by preventable mistakes, and a thermostat interface that defies logic....

featured video

Cadence Chiplets Solutions | Helping you realize your chiplet ambitions

Sponsored by Cadence Design Systems

In this webinar, David Glasco, VP of Compute Solutions at Cadence, discusses how Cadence enables customers to transition from traditional monolithic SoC architectures to modular, scalable chiplet-based solutions, essential for meeting the growing demands of physical AI applications and high-performance computing.

Read eBook: Helping You Realize Your Chiplet Ambitions

featured chalk talk

The Han® Connector
Sponsored by Mouser Electronics and HARTING
In this episode of Chalk Talk, Emily Kenny from HARTING and Amelia Dalton investigate the details of the HARTING Han® connector family. They also explore the trends in connector solutions today, the variety of options within this connector family and how you can get started using a HARTING Han® connector for your next design!
Feb 18, 2026
8,299 views