industry news
Subscribe Now

IAR Systems releases complete starter kit for NXP’s LPC1780 microcontroller series

Uppsala, Sweden—July 19, 2011— IAR Systems today announced a complete starter kit for NXP’s ARM Cortex-M3 based LPC1780 microcontroller family. IAR KickStart Kit for LPC1788 includes a feature-rich evaluation board, software development tools, an IAR J-Link Lite debug probe, and software. A high level of integration between hardware, software and tools in combination with pre-configured example projects and board support packages from various RTOS vendors makes it very easy to use the kit and get started with evaluation and development.

The evaluation board is fitted with an LPC1788 microcontroller, a 3,5’’ color TFT touch screen, connectors for USB host, USB OTG, Ethernet and CAN, audio in and out, and many other peripherals. Debug connectors for ETM trace, SWD and JTAG are also included.

The included IAR J-Link Lite debug probe provides JTAG and SWD debug interfaces. Added debug capabilities can be enabled by separate debug probes. IAR J-Trace enables full instruction trace, and IAR J-Link Ultra enables power debugging features in IAR Embedded Workbench. Both probes are sold separately.

IAR KickStart Kit for LPC1788 is prepared for use with IAR Embedded Workbench, the most widely used tool chain for ARM based microcontrollers recognized for its efficient code generation, comprehensive debugger, and user friendly IDE.

IAR KickStart Kit for LPC1788 is in stock and available in IAR Systems’ e-shop. It is priced at EUR 279/USD 399. Part number is KSK-LPC1788-JL. Details are available at www.iar.com/kits. 

Leave a Reply

featured blogs
Dec 8, 2025
If you're yearning for a project that reconnects you with the roots of our digital age, grab a soldering iron and prepare to party like it's 1979!...

featured news

Microchip Unveils First 3 nm PCIe® Gen 6 Switch to Power Modern AI Infrastructure

Sponsored by Microchip

AI systems are starving for bandwidth. Microchip’s 3 nm Switchtec™ Gen 6 PCIe® switches deliver up to 160 lanes, lower power, and CNSA-compliant security—built for the future of AI and cloud infrastructure.

Click here to read more

featured chalk talk

Time to first prototype shouldn’t be so hard!
In this episode of Chalk Talk, Romain Petit from Siemens and Amelia Dalton examine the challenges of FPGA-based prototyping and how the automatic partitioning, automatic cabling, runtime and debug infrastructure and more of the Siemens VPS platform can make your next FPGA-based prototype project easier than ever before.
Dec 3, 2025
11,753 views