industry news
Subscribe Now

ARM Cortex-M3 Reference Platform Running Micrium µC/OS II Released On OVP

THAME, United Kingdom, February 24, 2011 – Imperas™ earlier this month released a reference virtual platform based on the ARM® Cortex™-M3 processor, using the Micrium µC/OS II RTOS. This reference platform will benefit embedded system designers by providing open source models of the virtual platform, enabling a quicker start to software development and testing with the virtual platform. In addition, Imperas now has expanded its Multiprocessor/Multicore Software Development Kit™ (M*SDK™) to include CPU-aware support for the Cortex-M3 processor model, and OS-aware support for the µC/OS II RTOS. 

The reference virtual platform models, including the processor model for the Cortex-M3 processor, are now available from Open Virtual Platforms™ (OVP™). The µC/OS II RTOS is available from the Micrium website. M*SDK is available from Imperas, www.Imperas.com

“ARM regards virtual platforms as a key component of any embedded software development methodology,” said Ian Johnson, Third Party Relations Manager, ARM. “Imperas’ support of this type of methodology with both their OVP and M*SDK tools and their work with Micrium to provide a more complete solution is a good example of the high level of support the industry expects from ARM Connected Community members.” 

The reference virtual platform, including processor model and peripheral models, as well as models of other ARM processors and other example platforms, are available at www.OVPworld.org/ARM. The models of the ARM Cortex processors, as well as models of the other ARM processors including the ARM7™, ARM9™, ARM10™ and ARM11™ processor families, work with the Imperas and OVP simulators, and have shown exceptionally fast performance of hundreds of millions of instructions per second. 

“Application software and the use of a real-time operating system (RTOS) are key to the success of many embedded systems,” said Jean Labrosse, president of Micrium. “Virtual platforms are gaining ground by allowing developers to code and test a fair portion of their systems prior to running on actual hardware. Our µC/OS family of products, when combined with solutions from Imperas, can significantly help developers reduce time to market.” 

All OVP models are instruction accurate, and very fast, enabling embedded software developers, especially those building hardware-dependent software such as firmware and bare metal applications, to have a development environment available early to accelerate the software development cycle. Virtual platforms utilizing these OVP processor models can be created with the OVP peripheral and platform models, or the processor models can be integrated into SystemC/TLM-2.0 based virtual platforms using the native TLM-2.0 interface available with all OVP models. The OVP simulator also has integration into the Eclipse IDE, enabling easy use for software developers. In addition to working with the OVP simulator, these models work with the Imperas advanced tools for multicore software verification, analysis and debug, M*SDK, which includes tools for software development on virtual platforms such as OS and CPU-aware tracing, profiling and code coverage analysis. 

“Whether systems are based on high-end microcontrollers like the ARM Cortex-M3 processor, or more complex multicore processors, embedded software today requires state of the art software development tools,” said Simon Davidmann, president and CEO, Imperas and founding director of the OVP initiative. “OVP, with ultrafast simulation, accelerates the development cycle and makes debug and test easier for software engineers. And M*SDK provides a more sophisticated set of tools addressing bleeding edge embedded software development issues.” 

About Imperas (www.Imperas.com)

For more information about Imperas, please go to the Imperas website. 

About the Open Virtual Platforms Initiative (www.OVPworld.org)

For more information about OVP, please go to the About OVP page on the OVP website. Detailed quotations regarding OVP are available from http://www.ovpworld.org/newsblog/?p=42

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

One Year of Synopsys Cloud: Adoption, Enhancements and Evolution
Sponsored by Synopsys
The adoption of the cloud in the design automation industry has encouraged innovation across the entire semiconductor lifecycle. In this episode of Chalk Talk, Amelia Dalton chats with Vikram Bhatia from Synopsys about how Synopsys is redefining EDA in the Cloud with the industry’s first complete browser-based EDA-as-a-Service cloud platform. They explore the benefits that this on-demand pay-per use, web-based portal can bring to your next design. 
Jul 11, 2023
32,166 views