industry news
Subscribe Now

ISQED Announces Multiple Interactive Tutorials

SAN JOSE, CA – Jan. 25, 2010 — The 11th International Symposium on Quality Electronic Design (ISQED2010) conference will feature nine multiple interactive tutorials covering challenging design issues.

The conference will take place March 22-24, 2010, at the Doubletree Hotel, San Jose, Calif.

The list of ISQED tutorials includes:

Beyond 32 nm Technology

K. Maitra – Global Foundries

Energy Efficient Digital Circuit Design

Benton Calhoun – University of Virginia

Alternate Memories

Stuart Parkin – IBM

SOC Verification

Ken Albin – AMD

Paving the Road for 3D Through-Silicon Via (TSV) Design

Pol Marchal – IMEC

Microprocessor Architecture Impacts on Power

Dave Ayers – Intel

A Scalable Methodology for Analog & Mixed-Signal Verification

Shyam Rapaka, Tapan Halder – Synopsys

Field Solver Solutions for IC level design

Maxim Ershov, Silicon Frontline

Field Solver Solutions for System Level & RF

Dipanjan Gope, Swagato Chakraborty – Physware

Vikram Jandhyala – University of Washington, Seattle

In addition ISQED2010 features 7 keynote speeches by industry leaders, 23 technical sessions with nearly 150 papers in three parallel tracks, panel discussions and vendor exhibits.

ISQED2010 recipients of the prestigious IQ-Award, and best paper awards will be announced during the luncheon ceremony, sponsored by Synopsys, on Tuesday, March 23rd. ISQED Quality Award is sponsored by Mentor Graphics. ISQED best paper awards are sponsored by Synopsys.

ISQED2010 media sponsors are EDACafe and Chip Design magazine. The conference is held with technical sponsorship of the IEEE Electron Devices Society and IEEE CASS, and in cooperation with IEEE Reliability Society, andACM/SigDA. ISQED is produced and sponsored by the International Society for Quality Electronic Design. For more information regarding the tutorials, conference, vendor exhibitions, workshops, and hotel registration visithttp://www.isqed.org.

Leave a Reply

featured blogs
Nov 14, 2025
Exploring an AI-only world where digital minds build societies while humans lurk outside the looking glass....

featured news

Microchip Unveils First 3 nm PCIe® Gen 6 Switch to Power Modern AI Infrastructure

Sponsored by Microchip

AI systems are starving for bandwidth. Microchip’s 3 nm Switchtec™ Gen 6 PCIe® switches deliver up to 160 lanes, lower power, and CNSA-compliant security—built for the future of AI and cloud infrastructure.

Click here to read more

featured chalk talk

Time to first prototype shouldn’t be so hard!
In this episode of Chalk Talk, Romain Petit from Siemens and Amelia Dalton examine the challenges of FPGA-based prototyping and how the automatic partitioning, automatic cabling, runtime and debug infrastructure and more of the Siemens VPS platform can make your next FPGA-based prototype project easier than ever before.
Dec 3, 2025
4,933 views