EEJournal

fresh bytes
Subscribe Now
August 21, 2017

Virtual reality platform created for lab animals

by Larra Morris

Scientists have devised a virtual reality platform for lab animals. Let that sink in. Zebrafish have swum with the aliens from the video game Space Invaders, mice were afraid of virtual heights, and fruit flies circled illusory obstacles.

This new holodeck for animals can help researchers see how freely-moving animals respond to a variety of illusions—work that could help scientists better understand human genes and brain circuitry, researchers say. The researchers, from the Vienna Biocenter in Austria, detailed their findings in today’s edition of the journal Nature Methods.

Continue reading at IEEE Spectrum

Photo Illustrations: Straw Lab

Leave a Reply

featured blogs
Q&A with Mariya Braylovska, R&D Director, on the Joy of Solving Technical Challenges with a Smart Team
Dec 1, 2021
We discuss semiconductor lithography and the importance of women in engineering with Mariya Braylovska, Director of R&D for Custom Design & Manufacturing. The post Q&A with Mariya Braylovska, R&D Director, on the Joy of Solving Technical Challenges with a...
More from Synopsys...
高精度的电磁分层建模
Dec 1, 2021
'Virtuoso Meets Maxwell' 是ä¸ç³»åˆ—æ—¨å¨æŽ¢è®¨Virtuoso RF 和 Virtuoso MultiTech现æ‰åŠæ½å¨åŠŸèƒ½çš„博客ã‚Virtuoso又是如何与麦克斯韦方程组(Maxwell)联系上çš...
More from Cadence...
A Max by Any Other Name Would Smell
Nov 30, 2021
Have you ever wondered why Bill is a common nickname for William and Dick is a common nickname for Richard?...
More from Max's Cool Beans...
We Hope to See You at Intel® FPGA Technology Day 2021
Nov 8, 2021
Intel® FPGA Technology Day (IFTD) is a free four-day event that will be hosted virtually across the globe in North America, China, Japan, EMEA, and Asia Pacific from December 6-9, 2021. The theme of IFTD 2021 is 'Accelerating a Smart and Connected World.' This virtual event ...
More from Intel...

featured paper

Watch PCIe Gen5 Interface Demo Running on a Speedster®7t FPGA from Achronix

Sponsored by Achronix

PCIe Gen5 is the most advanced PCIe specification available today, providing data link capable of a 32 GT/s for next-generation systems. You can start to design your PCIe Gen5 system today using the Achronix Speedster7t FPGA. This demonstration shows a successful PCIe Gen5 link between a Lecroy PCIe exerciser and a Speedster7t FPGA. The Speedster7t family is one of the first FPGAs available now that natively supports the PCIe Gen5 specification.

Contact Achronix for a Demonstration of Speedster7t FPGA

featured paper

Enabling Industry 4.0 with Low Power, Secure & Reliable Microcontrollers

Sponsored by Analog Devices

With the manufacturing and industrial markets becoming smarter and marching towards Industry 4.0, the newest Ultra Low Power & Secure Microcontrollers become an essential part of achieving the fastest, most secure, and highest reliability designs for these markets. Maxim's portfolio of MCUs are offered in a variety of low complexity packaging options, with the latest security features, Error Correcting Code on memories, and many other features which help designers make the most out of their products.

Click to read more

featured chalk talk

Time Sensitive Networking for Industrial Automation

Sponsored by Mouser Electronics and Intel

In control applications with strict deterministic requirements, such as those found in automotive and industrial domains, Time Sensitive Networking offers a way to send time-critical traffic over a standard Ethernet infrastructure. This enables the convergence of all traffic classes and multiple applications in one network. In this episode of Chalk Talk, Amelia Dalton chats with Josh Levine of Intel and Patrick Loschmidt of TTTech about standards, specifications, and capabilities of time-sensitive networking (TSN).

Click here for more information about Intel Cyclone® V FPGAs