fish fry
Subscribe Now

Software Cat and Mouse

IP, Ownership, and Cyber Piracy Today

So you’ve built yourself some lovely software. You’ve shined and polished the corners, field tested it, and even gotten the approval of the VCs on high. But what if, the whole time, there was a tiny hole in your code? And because of that tiny hole, the bad guys were able to waltz right in and are now using your software all willy-nilly-like without paying. Well folks, this is happening a lot more than we know. Or, maybe we do know about it but we just don’t want to talk about it. This week we’re pulling back the curtain on software piracy, IP thievery, and unlicensed software usage with Ted Miracco from SmartFlow Compliance Solutions. Ted and I discuss where the biggest piracy threats are coming from these days and how companies big and small can protect themselves from those sneaky, scurvy-ridden cyber pirates.


 

Download this episode (right click and save)

Links for September 30, 2016

More information about SmartFlow Compliance Solutions

New Episode of Chalk Talk: Targeting SDR Design to Hardware

Leave a Reply

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

What are the Differences Between an Integrated ADC and a Standalone ADC?
Sponsored by Mouser Electronics and Microchip
Many designs today require some form of analog to digital conversion but how you implement an ADC into your design can make a big difference when it comes to accuracy and precision. In this episode of Chalk Talk, Iman Chalabi from Microchip and Amelia Dalton investigate the benefits of both integrated ADC solutions and standalone ADCs. They discuss the roles that internal switching noise, process technology, and design complexity play when choosing the right ADC solution for your next design.
Apr 17, 2023
27,343 views