EEJournal

fish fry
Subscribe Now
July 14, 2016

Silicon Without Software is Just Sand

Shifting Left with Imperas and MIT’s Swarm
by Amelia Dalton

No one builds a chip without simulation, right? In this week’s Fish Fry, we take a closer look at the value of virtual prototypes to simulate embedded software. Simon Davidmann (CEO – Imperas) and I chat about about why he thinks no one should design embedded software without simulation, and the benefits of using virtual platforms to develop a verification and test environment. Also this week, we investigate a whole new way to design chips, and it’s called Swarm. We examine the details of this new 64-bit architecture developed by MIT, how it could revolutionize the way multicore chips prioritize tasks, and why Swarm could make writing software a whole lot easier.


 

Download this episode (right click and save)

Links for July 15, 2016

More information about Imperas

ARM Cortex-A72 Models and Virtual Platforms Released by Imperas and Open Virtual Platforms

More information about Swarm

Unlocking Ordered Parallelism with the Swarm Architecture (Whitepaper)

Leave a Reply

featured blogs
Training Insights – Want to Learn How to Test the Design and Its Need?
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
More from Cadence...
Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
More from Synopsys...
A Haunting World Underwater
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....
More from Max's Cool Beans...

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Stepper Motor Basics & Toshiba Motor Control Solutions
Sponsored by Mouser Electronics and Toshiba
Stepper motors offer a variety of benefits that can add value to many different kinds of electronic designs. In this episode of Chalk Talk, Amelia Dalton and Doug Day from Toshiba examine the different types of stepper motors, the solutions to drive these motors, and how the active gain control and ADMD of Toshiba’s motor control solutions can make all the difference in your next design.
Click here for more information about Toshiba Stepping Motor Driver ICs
Sep 29, 2023
7,809 views