EEJournal

fish fry
Subscribe Now
August 7, 2015

The Deep Blue Sea of EDA

Searching for RTL Answers with Blue Pearl
by Amelia Dalton

In this week’s Fish Fry we’re looking for pearls in the the deep waters of EDA. My guest is Scott Bloom from Blue Pearl Software. Scott and I chat about RTL debugging with formal technology, multi-trace technology, and what it’s like to crash land a plane and survive. Also this week, we investigate some serious power-related issues that your signal integrity tool may not be equipped to handle.


 

Download this episode (right click and save)

Links for August 21, 2015

More information about Blue Pearl Software

Blue Pearl Software Announces Release 9.1 Featuring New RTL Debugging Environment Including Formal Technology for Clock Domain Crossing (CDC)

New Episode of Chalk Talk: Top 10 Reasons Real Signal Integrity Engineers Demand Power-Aware SI Technology

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

Darrin Billerbeck, CEO – Lattice Semiconductor

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Andy Pease, CEO – QuickLogic

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software

Robert Blake, CEO – Achronix

Jack Harding, CEO – eSilicon

Michiel Ligthart, COO – Verific

Adnan Hamid, CEO – Breker Technologies

Jeff Waters, VP and General Manager – Altera

Simon Davidmann, CEO – Imperas

Leave a Reply

featured blogs
Off-Topic: Syllepsis and Zeugma
May 24, 2019
It's Memorial Day in the US on Monday, and Cadence is off. So today is the day before a holiday. By tradition, I write about...whatever I feel like. So let's go with figures of speech. Even... [[ Click on the title to access the full blog on the Cadence Community s...
More from Cadence...
Article Roundup: EDA in AI, Verifying Vehicle E/E Systems, High-Speed PCB Signal Integrity, Designing for the Edge & Digitalization for Electronics Manufacturers
May 23, 2019
The Role Of EDA In AI Achieving Effective Verification and Validation of Vehicle E/E Systems – Part 4 Signal Integrity and high-speed design challenges: interview with Mentor’s Todd Westerhoff Designing For The Edge Benefits of a Digitalization Strategy for Electr...
More from Mentor...
Samtec Releases New High-Speed Backplane Connector Chalk Talk
May 23, 2019
Everybody loves webcasts, right? While some may view webcasts as these kids in Ferris Bueller’s class, others love the on-demand technical education available via this popular medium. In an attempt to appeal to the second group, Samtec is pleased to announce a new Chalk...
More from Samtec, Inc....
Sticking With their Story: Zeno Demonstrates 1T SRAM at Leading Nodes
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...
More from EE Journal Editors Blog...