fish fry
Subscribe Now

A View from Above

Design Enablement in the Cloud

In this week’s Fish Fry, we examine the future of cloud-based computing in electronic engineering. My guest Mojy Chian (CEO – Silicon Cloud) and I discuss the benefits of cloud-based computing in the engineering world, what the Silicon Cloud Design Enablement Cloud is all about, and why there is still resistance against cloud-based EDA tools. Also this week, we take a closer look at a brand new startup called Tortuga Logic that looks to solve our most critical hardware security problems with their unique technology, expertise, and design tools. 


 

Download this episode (right click and save)

Links for July 31, 2015

More information about Silicon Cloud

More information about Tortuga Logic

Leave a Reply

featured blogs
May 29, 2020
Each industry has its own standards and requirements that components must meet in order to be considered usable for that industry. There are some tests that are common between industries, such as outgassing, but more often than not there are going to be different requirements...
May 29, 2020
[From the last episode: We reviewed our tour of IoT and cloud computing.] We'€™ve talked about conventional computing, so now we'€™re going to look at a new computing application that'€™s taking the industry by storm: machine learning. We did a quick overview a long tim...
May 29, 2020
AI is all around us, but what is it exactly? For curious minds, this series of blogs explores the fundamental building blocks of AI, which together build the AI solutions we see today and that will enable the products we will enjoy tomorrow. This blog throws light on Supervis...
May 27, 2020
Could life evolve on ice worlds, ocean worlds, ocean worlds covered in ice, halo worlds that are tidally locked with their sun, and rogue worlds without a sun? If so, what sort of life might it be?...

Featured Video

DesignWare 112G Ethernet PHY IP Insertion Loss Capabilities

Sponsored by Synopsys

This video shows the performance results of the Synopsys 112G PHY receiver to varying amounts of channel insertion loss. The IP meets the standards requirements. With leading power, performance, and area, the IP is available in a range of FinFET processes for high-performance.

Click here for more information

Featured Paper

Automatic Test Equipment Guide

Sponsored by Maxim Integrated

This application note provides a solution for understanding and design of ATE testers with complex functionality by describing major blocks of pin electronics (PE) devices and depicting different tester architectures.

Click here to download the whitepaper