EEJournal

fish fry
Subscribe Now
July 3, 2015

Virtual Platforms and You

Embedded Software Development with Virtual Platforms
by Amelia Dalton

Rome was certainly not built in a day and neither was your next embedded software project. In this week’s Fish Fry, we take a closer look at virtual platform-based methodology for embedded software development with Simon Davidmann (CEO – Imperas). Simon and I discuss the advantages of the Open Virtual Platform Consortium. and how virtual platforms can speed up your design process. Also this week, we check out a new dual mode Bluetooth 4.0 module from Microchip Technology that will help you get your next IoT connected faster than ever before.


 

Download this episode (right click and save)

Links for July 10, 2015

More information about Imperas

More informatioan about Open Virtual Platform Consortium 

New Episode of Chalk Talk: Announcing the RN4677 Bluetooth 4.0 Dual Mode Module

Leave a Reply

featured blogs
Training Insights – Want to Learn How to Test the Design and Its Need?
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
More from Cadence...
Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
More from Synopsys...
A Haunting World Underwater
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....
More from Max's Cool Beans...

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured webinar

Rapid Learning: Purpose-Built MCU Software Tools for Data-Driven Embedded IoT Systems

Sponsored by ITTIA

Are you developing an MCU application that captures data of all kinds (metrics, events, logs, traces, etc.)? Are you ready to reduce the difficulties and complications involved in developing an event- and data-centric embedded system? This webinar will quickly introduce you to excellent MCU-specific software options for developing your next-generation data-driven IoT systems. You will also learn how to recognize and overcome data management obstacles. Register today as seats are limited!

Register Now!

featured chalk talk

Industry 4.0: From Conception to Value Generation
Sponsored by Mouser Electronics and Würth Elektronik
Industry 4.0 has brought a lot of exciting innovation to the manufacturing and industrial factories throughout the world, but getting your next IIoT design from concept to reality can be a challenging process. In this episode of Chalk Talk, Adithya Madanahalli from Würth Elektronik and Amelia Dalton explore how Würth Elektronik can help you jump start your next IIoT design.
Click here for more information about Würth Elektronik FeatherWing Development Boards
Apr 17, 2023
27,437 views